OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [doc/] [html/] [ref/] [integrator.html] - Blame information for rev 510

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 28 unneback
<!-- Copyright (C) 2003 Red Hat, Inc.                                -->
2
<!-- This material may be distributed only subject to the terms      -->
3
<!-- and conditions set forth in the Open Publication License, v1.0  -->
4
<!-- or later (the latest version is presently available at          -->
5
<!-- http://www.opencontent.org/openpub/).                           -->
6
<!-- Distribution of the work or derivative of the work in any       -->
7
<!-- standard (paper) book form is prohibited unless prior           -->
8
<!-- permission is obtained from the copyright holder.               -->
9
<HTML
10
><HEAD
11
><TITLE
12
>ARM/ARM7+ARM9 ARM Integrator</TITLE
13
><meta name="MSSmartTagsPreventParsing" content="TRUE">
14
<META
15
NAME="GENERATOR"
16
CONTENT="Modular DocBook HTML Stylesheet Version 1.76b+
17
"><LINK
18
REL="HOME"
19
TITLE="eCos Reference Manual"
20
HREF="ecos-ref.html"><LINK
21
REL="UP"
22
TITLE="Installation and Testing"
23
HREF="installation-and-testing.html"><LINK
24
REL="PREVIOUS"
25
TITLE="ARM/ARM7 ARM Evaluator7T"
26
HREF="e7t.html"><LINK
27
REL="NEXT"
28
TITLE="ARM/ARM7+ARM9 ARM PID Board and EPI Dev7+Dev9"
29
HREF="pid.html"></HEAD
30
><BODY
31
CLASS="SECT1"
32
BGCOLOR="#FFFFFF"
33
TEXT="#000000"
34
LINK="#0000FF"
35
VLINK="#840084"
36
ALINK="#0000FF"
37
><DIV
38
CLASS="NAVHEADER"
39
><TABLE
40
SUMMARY="Header navigation table"
41
WIDTH="100%"
42
BORDER="0"
43
CELLPADDING="0"
44
CELLSPACING="0"
45
><TR
46
><TH
47
COLSPAN="3"
48
ALIGN="center"
49
>eCos Reference Manual</TH
50
></TR
51
><TR
52
><TD
53
WIDTH="10%"
54
ALIGN="left"
55
VALIGN="bottom"
56
><A
57
HREF="e7t.html"
58
ACCESSKEY="P"
59
>Prev</A
60
></TD
61
><TD
62
WIDTH="80%"
63
ALIGN="center"
64
VALIGN="bottom"
65
>Chapter 5. Installation and Testing</TD
66
><TD
67
WIDTH="10%"
68
ALIGN="right"
69
VALIGN="bottom"
70
><A
71
HREF="pid.html"
72
ACCESSKEY="N"
73
>Next</A
74
></TD
75
></TR
76
></TABLE
77
><HR
78
ALIGN="LEFT"
79
WIDTH="100%"></DIV
80
><DIV
81
CLASS="SECT1"
82
><H1
83
CLASS="SECT1"
84
><A
85
NAME="INTEGRATOR">ARM/ARM7+ARM9 ARM Integrator</H1
86
><DIV
87
CLASS="SECT2"
88
><H2
89
CLASS="SECT2"
90
><A
91
NAME="AEN5130">Overview</H2
92
><P
93
>RedBoot supports
94
both serial ports for communication and downloads. The default serial port
95
settings are 38400,8,N,1.</P
96
><P
97
>The following RedBoot configurations are supported:
98
 
99
      <DIV
100
CLASS="INFORMALTABLE"
101
><A
102
NAME="AEN5140"><P
103
></P
104
><TABLE
105
BORDER="1"
106
CLASS="CALSTABLE"
107
><THEAD
108
><TR
109
><TH
110
ALIGN="LEFT"
111
VALIGN="TOP"
112
>Configuration</TH
113
><TH
114
ALIGN="LEFT"
115
VALIGN="TOP"
116
>Mode</TH
117
><TH
118
ALIGN="LEFT"
119
VALIGN="TOP"
120
>Description</TH
121
><TH
122
ALIGN="LEFT"
123
VALIGN="TOP"
124
>File</TH
125
></TR
126
></THEAD
127
><TBODY
128
><TR
129
><TD
130
ALIGN="LEFT"
131
VALIGN="TOP"
132
>ROM</TD
133
><TD
134
ALIGN="LEFT"
135
VALIGN="TOP"
136
>[ROM]</TD
137
><TD
138
ALIGN="LEFT"
139
VALIGN="TOP"
140
>RedBoot running from the board's flash boot
141
              sector.</TD
142
><TD
143
ALIGN="LEFT"
144
VALIGN="TOP"
145
>redboot_ROM.ecm</TD
146
></TR
147
><TR
148
><TD
149
ALIGN="LEFT"
150
VALIGN="TOP"
151
>RAM</TD
152
><TD
153
ALIGN="LEFT"
154
VALIGN="TOP"
155
>[RAM]</TD
156
><TD
157
ALIGN="LEFT"
158
VALIGN="TOP"
159
>RedBoot running from RAM with RedBoot in the
160
              flash boot sector.</TD
161
><TD
162
ALIGN="LEFT"
163
VALIGN="TOP"
164
>redboot_RAM.ecm</TD
165
></TR
166
><TR
167
><TD
168
ALIGN="LEFT"
169
VALIGN="TOP"
170
>ROMRAM</TD
171
><TD
172
ALIGN="LEFT"
173
VALIGN="TOP"
174
>[ROMRAM]</TD
175
><TD
176
ALIGN="LEFT"
177
VALIGN="TOP"
178
>RedBoot running from RAM, but contained in the
179
              board's flash boot sector.</TD
180
><TD
181
ALIGN="LEFT"
182
VALIGN="TOP"
183
>redboot_ROMRAM.ecm</TD
184
></TR
185
></TBODY
186
></TABLE
187
><P
188
></P
189
></DIV
190
></P
191
></DIV
192
><DIV
193
CLASS="SECT2"
194
><H2
195
CLASS="SECT2"
196
><A
197
NAME="AEN5164">Initial Installation</H2
198
><P
199
>RedBoot is installed using the on-board bootPROM environment. See the user
200
manual for full details.</P
201
></DIV
202
><DIV
203
CLASS="SECT2"
204
><H2
205
CLASS="SECT2"
206
><A
207
NAME="AEN5167">Quick download instructions</H2
208
><P
209
>Here are quick start instructions for downloading the prebuilt Redboot
210
image:</P
211
><P
212
></P
213
><UL
214
><LI
215
><P
216
>Set DIP switch S1[1] to the ON position and reset or
217
power the board up. You will see the bootPROM startup message on
218
serial port A (J14):</P
219
><TABLE
220
BORDER="5"
221
BGCOLOR="#E0E0F0"
222
WIDTH="70%"
223
><TR
224
><TD
225
><PRE
226
CLASS="SCREEN"
227
>Initialising...
228
 
229
 
230
ARM bootPROM [Version 1.3] Rebuilt on Jun 26 2001 at 22:04:10
231
Running on a Integrator Evaluation Board
232
Board Revision V1.0, ARM966E-S Processor
233
Memory Size is 16MBytes, Flash Size is 32MBytes
234
Copyright (c) ARM Limited 1999 - 2001. All rights reserved.
235
Board designed by ARM Limited
236
Hardware support provided at http://www.arm.com/
237
For help on the available commands type ? or h
238
boot Monitor &#62;</PRE
239
></TD
240
></TR
241
></TABLE
242
></LI
243
><LI
244
><P
245
>Issue the FLASH ROM load command:</P
246
><TABLE
247
BORDER="5"
248
BGCOLOR="#E0E0F0"
249
WIDTH="70%"
250
><TR
251
><TD
252
><PRE
253
CLASS="SCREEN"
254
>boot Monitor &#62; <TT
255
CLASS="USERINPUT"
256
><B
257
>L</B
258
></TT
259
>
260
Load Motorola S-Records into flash
261
 
262
Deleting Image 0
263
 
264
The S-Record loader only accepts input on the serial port.
265
Type Ctrl/C to exit loader.</PRE
266
></TD
267
></TR
268
></TABLE
269
></LI
270
><LI
271
><P
272
>Either use the ASCII transmit option in the terminal emulator,
273
or on Linux, simply cat the file to the serial port:</P
274
><TABLE
275
BORDER="5"
276
BGCOLOR="#E0E0F0"
277
WIDTH="70%"
278
><TR
279
><TD
280
><PRE
281
CLASS="SCREEN"
282
>$ <TT
283
CLASS="USERINPUT"
284
><B
285
>cat redboot.srec &#62; /dev/ttyS0</B
286
></TT
287
></PRE
288
></TD
289
></TR
290
></TABLE
291
><P
292
>When complete, type Ctrl-C and you should see something similar to:</P
293
><TABLE
294
BORDER="5"
295
BGCOLOR="#E0E0F0"
296
WIDTH="70%"
297
><TR
298
><TD
299
><PRE
300
CLASS="SCREEN"
301
>................................
302
................................
303
....................
304
Downloaded 5,394 records in 81 seconds.
305
 
306
Overwritten block/s
307
 
308
 
309
boot Monitor &#62;</PRE
310
></TD
311
></TR
312
></TABLE
313
></LI
314
><LI
315
><P
316
>Set DIP switch S1[1] to the OFF position and reboot
317
the board and you should see the RedBoot banner.</P
318
></LI
319
></UL
320
></DIV
321
><DIV
322
CLASS="SECT2"
323
><H2
324
CLASS="SECT2"
325
><A
326
NAME="AEN5186">Special RedBoot Commands</H2
327
><P
328
>None.</P
329
></DIV
330
><DIV
331
CLASS="SECT2"
332
><H2
333
CLASS="SECT2"
334
><A
335
NAME="AEN5189">Memory Maps</H2
336
><P
337
>RedBoot sets up the following memory map on the Integrator board. <DIV
338
CLASS="NOTE"
339
><BLOCKQUOTE
340
CLASS="NOTE"
341
><P
342
><B
343
>NOTE: </B
344
>The virtual memory maps in this section use a C and B column to indicate
345
whether or not the region is cached (C) or buffered (B).</P
346
></BLOCKQUOTE
347
></DIV
348
>
349
<TABLE
350
BORDER="5"
351
BGCOLOR="#E0E0F0"
352
WIDTH="70%"
353
><TR
354
><TD
355
><PRE
356
CLASS="PROGRAMLISTING"
357
>&#13;ARM7TDMI
358
--------
359
 
360
Physical Address Range  C B  Description
361
----------------------- - -  -----------
362
0x00000000 - 0x0007ffff N N  SSRAM
363
0x00080000 - 0x0fffffff N N  SDRAM (depends on part fitted)
364
0x10000000 - 0x1fffffff N N  System control and peripheral registers
365
0x20000000 - 0x23ffffff N N  Boot ROM (contains boot Monitor)
366
0x24000000 - 0x27ffffff N N  FLASH ROM (contains RedBoot)
367
0x28000000 - 0x2bffffff N N  SSRAM echo area
368
0x40000000 - 0x5fffffff N N  PCI Memory access windows
369
0x60000000 - 0x60ffffff N N  PCI IO access window
370
0x61000000 - 0x61ffffff N N  PCI config space window
371
0x62000000 - 0x6200ffff N N  PCI bridge register window
372
0x80000000 - 0x8fffffff N N  SDRAM echo area (used for PCI accesses)
373
 
374
 
375
ARM966E
376
-------
377
 
378
Physical Address Range  C B  Description
379
----------------------- - -  -----------
380
0x00000000 - 0x000fffff N N  SSRAM
381
0x00100000 - 0x0fffffff N N  SDRAM (depends on part fitted)
382
0x10000000 - 0x1fffffff N N  System control and peripheral registers
383
0x20000000 - 0x23ffffff N N  Boot ROM (contains boot Monitor)
384
0x24000000 - 0x27ffffff N N  FLASH ROM (contains RedBoot)
385
0x28000000 - 0x2bffffff N N  SSRAM echo area
386
0x40000000 - 0x5fffffff N N  PCI Memory access windows
387
0x60000000 - 0x60ffffff N N  PCI IO access window
388
0x61000000 - 0x61ffffff N N  PCI config space window
389
0x62000000 - 0x6200ffff N N  PCI bridge register window
390
0x80000000 - 0x8fffffff N N  SDRAM echo area (used for PCI accesses)&#13;</PRE
391
></TD
392
></TR
393
></TABLE
394
></P
395
></DIV
396
><DIV
397
CLASS="SECT2"
398
><H2
399
CLASS="SECT2"
400
><A
401
NAME="AEN5196">Rebuilding RedBoot</H2
402
><P
403
>These shell variables provide the platform-specific information
404
needed for building RedBoot according to the procedure described in
405
<A
406
HREF="rebuilding-redboot.html"
407
>Chapter 3</A
408
>:
409
<TABLE
410
BORDER="5"
411
BGCOLOR="#E0E0F0"
412
WIDTH="70%"
413
><TR
414
><TD
415
><PRE
416
CLASS="PROGRAMLISTING"
417
>export TARGET=integrator
418
export ARCH_DIR=arm
419
export PLATFORM_DIR=integrator</PRE
420
></TD
421
></TR
422
></TABLE
423
></P
424
><P
425
>The names of configuration files are listed above with the
426
description of the associated modes.</P
427
></DIV
428
></DIV
429
><DIV
430
CLASS="NAVFOOTER"
431
><HR
432
ALIGN="LEFT"
433
WIDTH="100%"><TABLE
434
SUMMARY="Footer navigation table"
435
WIDTH="100%"
436
BORDER="0"
437
CELLPADDING="0"
438
CELLSPACING="0"
439
><TR
440
><TD
441
WIDTH="33%"
442
ALIGN="left"
443
VALIGN="top"
444
><A
445
HREF="e7t.html"
446
ACCESSKEY="P"
447
>Prev</A
448
></TD
449
><TD
450
WIDTH="34%"
451
ALIGN="center"
452
VALIGN="top"
453
><A
454
HREF="ecos-ref.html"
455
ACCESSKEY="H"
456
>Home</A
457
></TD
458
><TD
459
WIDTH="33%"
460
ALIGN="right"
461
VALIGN="top"
462
><A
463
HREF="pid.html"
464
ACCESSKEY="N"
465
>Next</A
466
></TD
467
></TR
468
><TR
469
><TD
470
WIDTH="33%"
471
ALIGN="left"
472
VALIGN="top"
473
>ARM/ARM7 ARM Evaluator7T</TD
474
><TD
475
WIDTH="34%"
476
ALIGN="center"
477
VALIGN="top"
478
><A
479
HREF="installation-and-testing.html"
480
ACCESSKEY="U"
481
>Up</A
482
></TD
483
><TD
484
WIDTH="33%"
485
ALIGN="right"
486
VALIGN="top"
487
>ARM/ARM7+ARM9 ARM PID Board and EPI Dev7+Dev9</TD
488
></TR
489
></TABLE
490
></DIV
491
></BODY
492
></HTML
493
>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.