OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [doc/] [html/] [ref/] [vrc4375.html] - Blame information for rev 765

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 28 unneback 
<!-- Copyright (C) 2003 Red Hat, Inc.                                -->
2 
<!-- This material may be distributed only subject to the terms      -->
3 
<!-- and conditions set forth in the Open Publication License, v1.0  -->
4 
<!-- or later (the latest version is presently available at          -->
5 
<!-- http://www.opencontent.org/openpub/).                           -->
6 
<!-- Distribution of the work or derivative of the work in any       -->
7 
<!-- standard (paper) book form is prohibited unless prior           -->
8 
<!-- permission is obtained from the copyright holder.               -->
9 
<HTML
10 
><HEAD
11 
><TITLE
12 
>MIPS/VR4375 NEC DDB-VRC4375</TITLE
13 
><meta name="MSSmartTagsPreventParsing" content="TRUE">
14 
<META
15 
NAME="GENERATOR"
16 
CONTENT="Modular DocBook HTML Stylesheet Version 1.76b+
17 
"><LINK
18 
REL="HOME"
19 
TITLE="eCos Reference Manual"
20 
HREF="ecos-ref.html"><LINK
21 
REL="UP"
22 
TITLE="Installation and Testing"
23 
HREF="installation-and-testing.html"><LINK
24 
REL="PREVIOUS"
25 
TITLE="MIPS/RM7000 PMC-Sierra Ocelot"
26 
HREF="ocelot.html"><LINK
27 
REL="NEXT"
28 
TITLE="PowerPC/MPC860T Analogue & Micro PowerPC 860T"
29 
HREF="viper.html"></HEAD
30 
><BODY
31 
CLASS="SECT1"
32 
BGCOLOR="#FFFFFF"
33 
TEXT="#000000"
34 
LINK="#0000FF"
35 
VLINK="#840084"
36 
ALINK="#0000FF"
37 
><DIV
38 
CLASS="NAVHEADER"
39 
><TABLE
40 
SUMMARY="Header navigation table"
41 
WIDTH="100%"
42 
BORDER="0"
43 
CELLPADDING="0"
44 
CELLSPACING="0"
45 
><TR
46 
><TH
47 
COLSPAN="3"
48 
ALIGN="center"
49 
>eCos Reference Manual</TH
50 
></TR
51 
><TR
52 
><TD
53 
WIDTH="10%"
54 
ALIGN="left"
55 
VALIGN="bottom"
56 
><A
57 
HREF="ocelot.html"
58 
ACCESSKEY="P"
59 
>Prev</A
60 
></TD
61 
><TD
62 
WIDTH="80%"
63 
ALIGN="center"
64 
VALIGN="bottom"
65 
>Chapter 5. Installation and Testing</TD
66 
><TD
67 
WIDTH="10%"
68 
ALIGN="right"
69 
VALIGN="bottom"
70 
><A
71 
HREF="viper.html"
72 
ACCESSKEY="N"
73 
>Next</A
74 
></TD
75 
></TR
76 
></TABLE
77 
><HR
78 
ALIGN="LEFT"
79 
WIDTH="100%"></DIV
80 
><DIV
81 
CLASS="SECT1"
82 
><H1
83 
CLASS="SECT1"
84 
><A
85 
NAME="VRC4375">MIPS/VR4375 NEC DDB-VRC4375</H1
86 
><DIV
87 
CLASS="SECT2"
88 
><H2
89 
CLASS="SECT2"
90 
><A
91 
NAME="AEN7021">Overview</H2
92 
><P
93 
>RedBoot supports only serial port 1, which is connected to the upper
94 
of the stacked serial connectors on the board. The default serial
95 
port settings are 38400,8,N,1. FLASH management is also supported.</P
96 
><P
97 
>The following RedBoot configurations are supported:
98 
 
99 
      <DIV
100 
CLASS="INFORMALTABLE"
101 
><A
102 
NAME="AEN7031"><P
103 
></P
104 
><TABLE
105 
BORDER="1"
106 
CLASS="CALSTABLE"
107 
><THEAD
108 
><TR
109 
><TH
110 
ALIGN="LEFT"
111 
VALIGN="TOP"
112 
>Configuration</TH
113 
><TH
114 
ALIGN="LEFT"
115 
VALIGN="TOP"
116 
>Mode</TH
117 
><TH
118 
ALIGN="LEFT"
119 
VALIGN="TOP"
120 
>Description</TH
121 
><TH
122 
ALIGN="LEFT"
123 
VALIGN="TOP"
124 
>File</TH
125 
></TR
126 
></THEAD
127 
><TBODY
128 
><TR
129 
><TD
130 
ALIGN="LEFT"
131 
VALIGN="TOP"
132 
>ROMRAM</TD
133 
><TD
134 
ALIGN="LEFT"
135 
VALIGN="TOP"
136 
>[ROMRAM]</TD
137 
><TD
138 
ALIGN="LEFT"
139 
VALIGN="TOP"
140 
>RedBoot running from RAM, but contained in the
141 
              board's flash boot sector.</TD
142 
><TD
143 
ALIGN="LEFT"
144 
VALIGN="TOP"
145 
>redboot_ROMRAM.ecm</TD
146 
></TR
147 
><TR
148 
><TD
149 
ALIGN="LEFT"
150 
VALIGN="TOP"
151 
>RAM</TD
152 
><TD
153 
ALIGN="LEFT"
154 
VALIGN="TOP"
155 
>[RAM]</TD
156 
><TD
157 
ALIGN="LEFT"
158 
VALIGN="TOP"
159 
>RedBoot running from RAM with RedBoot in the
160 
              flash boot sector.</TD
161 
><TD
162 
ALIGN="LEFT"
163 
VALIGN="TOP"
164 
>redboot_RAM.ecm</TD
165 
></TR
166 
></TBODY
167 
></TABLE
168 
><P
169 
></P
170 
></DIV
171 
></P
172 
></DIV
173 
><DIV
174 
CLASS="SECT2"
175 
><H2
176 
CLASS="SECT2"
177 
><A
178 
NAME="AEN7050">Initial Installation Method</H2
179 
><P
180 
>A device programmer should be used to program a socketed FLASH part
181 
(AMD 29F040). The board as delivered is configured for a 512K
182 
EPROM. To install a FLASH ROM, Jumpers J30, J31 and J36 need to be
183 
changed as described in the board's User Manual.</P
184 
></DIV
185 
><DIV
186 
CLASS="SECT2"
187 
><H2
188 
CLASS="SECT2"
189 
><A
190 
NAME="AEN7053">Special RedBoot Commands</H2
191 
><P
192 
>None.</P
193 
></DIV
194 
><DIV
195 
CLASS="SECT2"
196 
><H2
197 
CLASS="SECT2"
198 
><A
199 
NAME="AEN7056">Memory Maps</H2
200 
><P
201 
>RedBoot sets up the memory map primarily as described in the board's
202 
User Manual. There are some minor differences, noted in the following
203 
table:
204 
<TABLE
205 
BORDER="5"
206 
BGCOLOR="#E0E0F0"
207 
WIDTH="70%"
208 
><TR
209 
><TD
210 
><PRE
211 
CLASS="SCREEN"
212 
>Physical                Virtual                 Resource
213 
Addresses               Addresses
214 
00000000-01FFFFFF       80000000-81FFFFFF       Base SDRAM (cached)
215 
00000000-01FFFFFF       A0000000-A1FFFFFF       Base SDRAM (uncached)
216 
0C000000-0C0BFFFF       AC000000-AC0B0000       PCI IO space
217 
0F000000-0F0001FF       AF000000-AF0001FF       VRC4375 Registers
218 
1C000000-1C0FFFFF       BC000000-BC0FFFFF       VRC4372 Registers
219 
1C100000-1DFFFFFF       BC100000-BDFFFFFF       PCI Memory space
220 
1FC00000-1FC7FFFF       BFC00000-BFC7FFFF       FLASH ROM
221 
80000000-8000000D       C0000000-C000000D       RTC
222 
8000000E-80007FFF       C000000E-C0007FFF       NVRAM
223 
81000000-81FFFFFF       C1000000-C1FFFFFF       Z85C30 DUART
224 
82000000-82FFFFFF       C2000000-C2FFFFFF       Z8536 Timer
225 
83000000-83FFFFFF       C3000000-C3FFFFFF       8255 Parallel port
226 
87000000-87FFFFFF       C7000000-C7FFFFFF       Seven segment display</PRE
227 
></TD
228 
></TR
229 
></TABLE
230 
></P
231 
><DIV
232 
CLASS="NOTE"
233 
><BLOCKQUOTE
234 
CLASS="NOTE"
235 
><P
236 
><B
237 
>NOTE: </B
238 
>By default the VRC4375 SIMM control registers are not programmed
239 
since the values used must depend on the SIMMs installed. If SIMMs
240 
are to be used, correct values must be placed in these registers
241 
before accessing the SIMM address range.</P
242 
></BLOCKQUOTE
243 
></DIV
244 
><DIV
245 
CLASS="NOTE"
246 
><BLOCKQUOTE
247 
CLASS="NOTE"
248 
><P
249 
><B
250 
>NOTE: </B
251 
>The allocation of address ranges to devices in the PCI IO and
252 
memory spaces is handled by the eCos PCI support library. They do
253 
not correspond to those described in the board User Manual.</P
254 
></BLOCKQUOTE
255 
></DIV
256 
><DIV
257 
CLASS="NOTE"
258 
><BLOCKQUOTE
259 
CLASS="NOTE"
260 
><P
261 
><B
262 
>NOTE: </B
263 
>The MMU has been set up to relocate the VRC4372 supported devices
264 
mapped at physical addresses 0x8xxxxxxx to virtual addresses
265 
0xCxxxxxxx.</P
266 
></BLOCKQUOTE
267 
></DIV
268 
></DIV
269 
><DIV
270 
CLASS="SECT2"
271 
><H2
272 
CLASS="SECT2"
273 
><A
274 
NAME="AEN7069">Ethernet Driver</H2
275 
><P
276 
>The ethernet driver is in two parts:</P
277 
><P
278 
>A generic ether driver for the Intel i21143 device is located in
279 
<TT
280 
CLASS="FILENAME"
281 
>devs/eth/intel/i21143</TT
282 
>. Its package name is <TT
283 
CLASS="COMPUTEROUTPUT"
284 
>CYGPKG_DEVS_ETH_INTEL_I21143</TT
285 
>.</P
286 
><P
287 
>The platform-specific ether driver is <TT
288 
CLASS="FILENAME"
289 
>devs/eth/mips/vrc4375</TT
290 
>. Its package is
291 
<TT
292 
CLASS="COMPUTEROUTPUT"
293 
>CYGPKG_DEVS_ETH_MIPS_VRC4375</TT
294 
>. This
295 
tells the generic driver the address in IO memory of the chip, for
296 
example, and other configuration details.  The ESA (MAC address) is by
297 
default collected from on-board serial EEPROM, unless configured
298 
statically within this package.</P
299 
></DIV
300 
><DIV
301 
CLASS="SECT2"
302 
><H2
303 
CLASS="SECT2"
304 
><A
305 
NAME="AEN7078">Rebuilding RedBoot</H2
306 
><P
307 
>These shell variables provide the platform-specific information
308 
needed for building RedBoot according to the procedure described in
309 
<A
310 
HREF="rebuilding-redboot.html"
311 
>Chapter 3</A
312 
>:
313 
<TABLE
314 
BORDER="5"
315 
BGCOLOR="#E0E0F0"
316 
WIDTH="70%"
317 
><TR
318 
><TD
319 
><PRE
320 
CLASS="PROGRAMLISTING"
321 
>export TARGET=vrc4373
322 
export ARCH_DIR=mips
323 
export PLATFORM_DIR=vrc4373</PRE
324 
></TD
325 
></TR
326 
></TABLE
327 
></P
328 
><P
329 
>The names of configuration files are listed above with the
330 
description of the associated modes.</P
331 
></DIV
332 
></DIV
333 
><DIV
334 
CLASS="NAVFOOTER"
335 
><HR
336 
ALIGN="LEFT"
337 
WIDTH="100%"><TABLE
338 
SUMMARY="Footer navigation table"
339 
WIDTH="100%"
340 
BORDER="0"
341 
CELLPADDING="0"
342 
CELLSPACING="0"
343 
><TR
344 
><TD
345 
WIDTH="33%"
346 
ALIGN="left"
347 
VALIGN="top"
348 
><A
349 
HREF="ocelot.html"
350 
ACCESSKEY="P"
351 
>Prev</A
352 
></TD
353 
><TD
354 
WIDTH="34%"
355 
ALIGN="center"
356 
VALIGN="top"
357 
><A
358 
HREF="ecos-ref.html"
359 
ACCESSKEY="H"
360 
>Home</A
361 
></TD
362 
><TD
363 
WIDTH="33%"
364 
ALIGN="right"
365 
VALIGN="top"
366 
><A
367 
HREF="viper.html"
368 
ACCESSKEY="N"
369 
>Next</A
370 
></TD
371 
></TR
372 
><TR
373 
><TD
374 
WIDTH="33%"
375 
ALIGN="left"
376 
VALIGN="top"
377 
>MIPS/RM7000 PMC-Sierra Ocelot</TD
378 
><TD
379 
WIDTH="34%"
380 
ALIGN="center"
381 
VALIGN="top"
382 
><A
383 
HREF="installation-and-testing.html"
384 
ACCESSKEY="U"
385 
>Up</A
386 
></TD
387 
><TD
388 
WIDTH="33%"
389 
ALIGN="right"
390 
VALIGN="top"
391 
>PowerPC/MPC860T Analogue &#38; Micro PowerPC 860T</TD
392 
></TR
393 
></TABLE
394 
></DIV
395 
></BODY
396 
></HTML
397 
>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.