OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [doc/] [html/] [user-guide/] [rt-arm-ep7211.html] - Blame information for rev 307

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 28 unneback
<!-- Copyright (C) 2003 Red Hat, Inc.                                -->
2
<!-- This material may be distributed only subject to the terms      -->
3
<!-- and conditions set forth in the Open Publication License, v1.0  -->
4
<!-- or later (the latest version is presently available at          -->
5
<!-- http://www.opencontent.org/openpub/).                           -->
6
<!-- Distribution of the work or derivative of the work in any       -->
7
<!-- standard (paper) book form is prohibited unless prior           -->
8
<!-- permission is obtained from the copyright holder.               -->
9
<HTML
10
><HEAD
11
><TITLE
12
>Board: Cirrus Logic EDB7111-2 Development Board</TITLE
13
><meta name="MSSmartTagsPreventParsing" content="TRUE">
14
<META
15
NAME="GENERATOR"
16
CONTENT="Modular DocBook HTML Stylesheet Version 1.76b+
17
"><LINK
18
REL="HOME"
19
TITLE="eCos User Guide"
20
HREF="ecos-user-guide.html"><LINK
21
REL="UP"
22
TITLE="Real-time characterization"
23
HREF="real-time-characterization.html"><LINK
24
REL="PREVIOUS"
25
TITLE="Board: Intel StrongARM EBSA-285 Evaluation Board"
26
HREF="rt-arm-ebsa285.html"><LINK
27
REL="NEXT"
28
TITLE="Board: ARM PID Evaluation Board"
29
HREF="rt-arm-pid.html"></HEAD
30
><BODY
31
CLASS="SECT1"
32
BGCOLOR="#FFFFFF"
33
TEXT="#000000"
34
LINK="#0000FF"
35
VLINK="#840084"
36
ALINK="#0000FF"
37
><DIV
38
CLASS="NAVHEADER"
39
><TABLE
40
SUMMARY="Header navigation table"
41
WIDTH="100%"
42
BORDER="0"
43
CELLPADDING="0"
44
CELLSPACING="0"
45
><TR
46
><TH
47
COLSPAN="3"
48
ALIGN="center"
49
>eCos User Guide</TH
50
></TR
51
><TR
52
><TD
53
WIDTH="10%"
54
ALIGN="left"
55
VALIGN="bottom"
56
><A
57
HREF="rt-arm-ebsa285.html"
58
ACCESSKEY="P"
59
>Prev</A
60
></TD
61
><TD
62
WIDTH="80%"
63
ALIGN="center"
64
VALIGN="bottom"
65
>Appendix B. Real-time characterization</TD
66
><TD
67
WIDTH="10%"
68
ALIGN="right"
69
VALIGN="bottom"
70
><A
71
HREF="rt-arm-pid.html"
72
ACCESSKEY="N"
73
>Next</A
74
></TD
75
></TR
76
></TABLE
77
><HR
78
ALIGN="LEFT"
79
WIDTH="100%"></DIV
80
><DIV
81
CLASS="SECT1"
82
><H1
83
CLASS="SECT1"
84
><A
85
NAME="RT-ARM-EP7211">Board: Cirrus Logic EDB7111-2 Development Board</H1
86
><DIV
87
CLASS="SECT2"
88
><H2
89
CLASS="SECT2"
90
><A
91
NAME="AEN4500">CPU  : Cirrus Logic EP7211 73MHz</H2
92
><TABLE
93
BORDER="5"
94
BGCOLOR="#E0E0F0"
95
WIDTH="70%"
96
><TR
97
><TD
98
><PRE
99
CLASS="LITERALLAYOUT"
100
>Board: Cirrus Logic EDB7111-2 Development Board
101
 
102
CPU  : Cirrus Logic EP7211 73MHz
103
 
104
 
105
 
106
Startup, main stack             : stack used   404 size  2400
107
Startup              :  Interrupt stack used   136 size  4096
108
Startup              : Idlethread stack used    88 size  2048
109
 
110
eCos Kernel Timings
111
Notes: all times are in microseconds (.000001) unless otherwise stated
112
 
113
Reading the hardware clock takes 0 'ticks' overhead
114
... this value will be factored out of all other measurements
115
Clock interrupt took  356.69 microseconds (182 raw clock ticks)
116
 
117
Testing parameters:
118
   Clock samples:            32
119
   Threads:                  64
120
   Thread switches:         128
121
   Mutexes:                  32
122
   Mailboxes:                32
123
   Semaphores:               32
124
   Scheduler operations:    128
125
   Counters:                 32
126
   Alarms:                   32
127
 
128
 
129
                                 Confidence
130
     Ave     Min     Max     Var  Ave  Min  Function
131
  ======  ======  ======  ====== ========== ========
132
   22.71   17.58   37.11    3.07   46%  34% Create thread
133
    4.36    3.91    5.86    0.70   76%  76% Yield thread [all suspended]
134
    4.24    3.91    7.81    0.56   84%  84% Suspend [suspended] thread
135
    4.09    1.95    7.81    0.45   85%   3% Resume thread
136
    5.31    3.91   11.72    0.92   65%  32% Set priority
137
    2.11    1.95    3.91    0.28   92%  92% Get priority
138
   11.54    9.77   25.39    0.99   62%  28% Kill [suspended] thread
139
    4.46    3.91    9.77    0.82   75%  75% Yield [no other] thread
140
    7.57    5.86   13.67    0.69   75%  20% Resume [suspended low prio] thread
141
    3.94    1.95    5.86    0.18   92%   3% Resume [runnable low prio] thread
142
    7.02    5.86   13.67    1.05   53%  45% Suspend [runnable] thread
143
    4.42    3.91    9.77    0.79   76%  76% Yield [only low prio] thread
144
    4.24    1.95    5.86    0.61   79%   1% Suspend [runnable-&#62;not runnable]
145
   11.29    9.77   27.34    1.14   57%  37% Kill [runnable] thread
146
    6.29    3.91   11.72    0.84   71%   4% Destroy [dead] thread
147
   13.52   11.72   31.25    0.90   70%  25% Destroy [runnable] thread
148
   24.50   21.48   42.97    1.69   79%  12% Resume [high priority] thread
149
    8.79    7.81   19.53    1.05   99%  53% Thread switch
150
 
151
    1.66    0.00    3.91    0.52   83%  15% Scheduler lock
152
    2.59    1.95    3.91    0.86   67%  67% Scheduler unlock [0 threads]
153
    2.62    1.95    3.91    0.88   65%  65% Scheduler unlock [1 suspended]
154
    2.61    1.95    3.91    0.87   66%  66% Scheduler unlock [many suspended]
155
    2.58    1.95    3.91    0.85   67%  67% Scheduler unlock [many low prio]
156
 
157
    2.69    1.95    5.86    0.96   65%  65% Init mutex
158
    4.88    3.91    9.77    1.10   96%  56% Lock [unlocked] mutex
159
    4.64    3.91   11.72    1.05   71%  71% Unlock [locked] mutex
160
    3.97    1.95    7.81    0.47   81%   9% Trylock [unlocked] mutex
161
    3.48    1.95    3.91    0.67   78%  21% Trylock [locked] mutex
162
    1.77    0.00    3.91    0.44   84%  12% Destroy mutex
163
   31.92   29.30   42.97    1.65   71%  18% Unlock/Lock mutex
164
 
165
    4.09    3.91    9.77    0.35   96%  96% Create mbox
166
    1.83    0.00    3.91    0.34   87%   9% Peek [empty] mbox
167
    5.31    3.91    9.77    0.96   62%  34% Put [first] mbox
168
    1.59    0.00    1.95    0.60   81%  18% Peek [1 msg] mbox
169
    5.19    3.91    9.77    1.04   56%  40% Put [second] mbox
170
    1.65    0.00    3.91    0.62   78%  18% Peek [2 msgs] mbox
171
    5.43    3.91    9.77    0.86   68%  28% Get [first] mbox
172
    5.31    3.91    7.81    0.96   59%  34% Get [second] mbox
173
    4.76    3.91    9.77    1.07   62%  62% Tryput [first] mbox
174
    4.82    1.95    9.77    1.15   93%   3% Peek item [non-empty] mbox
175
    5.55    3.91   11.72    0.82   71%  25% Tryget [non-empty] mbox
176
    3.97    1.95    7.81    0.59   75%  12% Peek item [empty] mbox
177
    4.33    3.91    7.81    0.69   81%  81% Tryget [empty] mbox
178
    1.59    0.00    3.91    0.79   68%  25% Waiting to get mbox
179
    1.71    0.00    3.91    0.53   81%  15% Waiting to put mbox
180
    5.25    3.91    9.77    1.01   59%  37% Delete mbox
181
   17.82   15.63   29.30    1.14   65%  18% Put/Get mbox
182
 
183
    2.69    1.95    5.86    0.96   65%  65% Init semaphore
184
    3.78    1.95    7.81    0.46   84%  12% Post [0] semaphore
185
    4.27    3.91    7.81    0.62   84%  84% Wait [1] semaphore
186
    3.72    1.95    7.81    0.66   75%  18% Trywait [0] semaphore
187
    3.29    1.95    5.86    0.92   62%  34% Trywait [1] semaphore
188
    2.32    1.95    3.91    0.59   81%  81% Peek semaphore
189
    1.89    0.00    3.91    0.24   90%   6% Destroy semaphore
190
   15.75   13.67   29.30    1.07   68%  21% Post/Wait semaphore
191
 
192
    2.69    1.95    5.86    0.96   65%  65% Create counter
193
    1.83    0.00    1.95    0.23   93%   6% Get counter value
194
    1.53    0.00    3.91    0.76   71%  25% Set counter value
195
    4.82    3.91    5.86    0.97   53%  53% Tick counter
196
    1.89    0.00    1.95    0.12   96%   3% Delete counter
197
 
198
    3.78    1.95    7.81    0.46   84%  12% Create alarm
199
    7.99    5.86   15.63    0.70   81%   9% Initialize alarm
200
    1.71    0.00    1.95    0.43   87%  12% Disable alarm
201
    7.14    5.86   11.72    1.04   56%  40% Enable alarm
202
    2.50    1.95    3.91    0.79   71%  71% Delete alarm
203
    4.94    3.91    7.81    1.04   96%  50% Tick counter [1 alarm]
204
   19.47   17.58   23.44    0.36   87%   9% Tick counter [many alarms]
205
    7.63    5.86   11.72    0.55   81%  15% Tick &#38; fire counter [1 alarm]
206
   99.06   97.66  105.47    1.05   59%  37% Tick &#38; fire counters [&#62;1 together]
207
   22.15   21.48   27.34    0.96   71%  71% Tick &#38; fire counters [&#62;1 separately]
208
  359.16  357.42  378.91    0.87   71%  25% Alarm latency [0 threads]
209
  364.03  357.42  402.34    3.03   58%  15% Alarm latency [2 threads]
210
  408.25  402.34  416.02    2.89   53%  24% Alarm latency [many threads]
211
  381.16  376.95  492.19    2.48   95%  46% Alarm -&#62; thread resume latency
212
 
213
    9.79    5.86   19.53    0.00            Clock/interrupt latency
214
 
215
   12.13    5.86   31.25    0.00            Clock DSR latency
216
 
217
   12       0     316  (main stack:   752)  Thread stack used (1120 total)
218
All done, main stack            : stack used   752 size  2400
219
All done             :  Interrupt stack used   288 size  4096
220
All done             : Idlethread stack used   276 size  2048
221
 
222
Timing complete - 30450 ms total
223
 
224
PASS:&lt;Basic timing OK&#62;
225
EXIT:&lt;done&#62;
226
 
227
          </PRE
228
></TD
229
></TR
230
></TABLE
231
></DIV
232
><DIV
233
CLASS="SECT2"
234
><H2
235
CLASS="SECT2"
236
><A
237
NAME="AEN4503">CPU  : Cirrus Logic EP7212 73MHz</H2
238
><TABLE
239
BORDER="5"
240
BGCOLOR="#E0E0F0"
241
WIDTH="70%"
242
><TR
243
><TD
244
><PRE
245
CLASS="LITERALLAYOUT"
246
>Board: Cirrus Logic EDB7111-2 Development Board
247
 
248
CPU  : Cirrus Logic EP7212 73MHz
249
 
250
 
251
 
252
Startup, main stack             : stack used   404 size  2400
253
Startup              :  Interrupt stack used   136 size  4096
254
Startup              : Idlethread stack used    88 size  2048
255
 
256
eCos Kernel Timings
257
Notes: all times are in microseconds (.000001) unless otherwise stated
258
 
259
Reading the hardware clock takes 0 'ticks' overhead
260
... this value will be factored out of all other measurements
261
Clock interrupt took  356.32 microseconds (182 raw clock ticks)
262
 
263
Testing parameters:
264
   Clock samples:            32
265
   Threads:                  64
266
   Thread switches:         128
267
   Mutexes:                  32
268
   Mailboxes:                32
269
   Semaphores:               32
270
   Scheduler operations:    128
271
   Counters:                 32
272
   Alarms:                   32
273
 
274
 
275
                                 Confidence
276
     Ave     Min     Max     Var  Ave  Min  Function
277
  ======  ======  ======  ====== ========== ========
278
   22.43   15.63   33.20    3.02   68%  18% Create thread
279
    4.48    3.91    5.86    0.81   70%  70% Yield thread [all suspended]
280
    4.42    3.91    7.81    0.78   75%  75% Suspend [suspended] thread
281
    4.12    1.95    5.86    0.49   82%   3% Resume thread
282
    5.62    3.91   11.72    0.64   78%  18% Set priority
283
    2.17    1.95    3.91    0.38   89%  89% Get priority
284
   11.54    9.77   27.34    0.88   70%  25% Kill [suspended] thread
285
    4.64    3.91    9.77    0.96   65%  65% Yield [no other] thread
286
    7.51    5.86   15.63    0.72   76%  21% Resume [suspended low prio] thread
287
    3.88    1.95    9.77    0.42   82%  10% Resume [runnable low prio] thread
288
    7.14    5.86   13.67    1.00   59%  39% Suspend [runnable] thread
289
    4.52    3.91    7.81    0.86   70%  70% Yield [only low prio] thread
290
    4.15    1.95    7.81    0.49   85%   1% Suspend [runnable-&#62;not runnable]
291
   11.26    9.77   27.34    1.17   56%  39% Kill [runnable] thread
292
    6.22    3.91   13.67    0.88   70%   7% Destroy [dead] thread
293
   13.64   11.72   33.20    1.02   64%  26% Destroy [runnable] thread
294
   24.17   21.48   41.02    1.49   82%  12% Resume [high priority] thread
295
    8.80    7.81   21.48    1.08   98%  54% Thread switch
296
 
297
    1.60    0.00    1.95    0.58   82%  17% Scheduler lock
298
    2.61    1.95    3.91    0.87   66%  66% Scheduler unlock [0 threads]
299
    2.59    1.95    3.91    0.86   67%  67% Scheduler unlock [1 suspended]
300
    2.61    1.95    3.91    0.87   66%  66% Scheduler unlock [many suspended]
301
    2.59    1.95    3.91    0.86   67%  67% Scheduler unlock [many low prio]
302
 
303
    2.62    1.95    3.91    0.88   65%  65% Init mutex
304
    4.82    3.91    9.77    1.09   96%  59% Lock [unlocked] mutex
305
    4.39    3.91    9.77    0.79   81%  81% Unlock [locked] mutex
306
    3.84    1.95    7.81    0.36   87%   9% Trylock [unlocked] mutex
307
    3.54    1.95    5.86    0.69   75%  21% Trylock [locked] mutex
308
    1.83    0.00    3.91    0.34   87%   9% Destroy mutex
309
   34.61   31.25   46.88    1.68   78%   9% Unlock/Lock mutex
310
 
311
    3.97    1.95    7.81    0.24   93%   3% Create mbox
312
    1.83    0.00    3.91    0.34   87%   9% Peek [empty] mbox
313
    4.76    3.91    9.77    1.07   62%  62% Put [first] mbox
314
    1.71    0.00    3.91    0.64   75%  18% Peek [1 msg] mbox
315
    5.00    3.91    9.77    1.10   96%  50% Put [second] mbox
316
    1.65    0.00    1.95    0.52   84%  15% Peek [2 msgs] mbox
317
    5.31    3.91   11.72    1.05   59%  37% Get [first] mbox
318
    5.13    3.91    7.81    0.99   56%  40% Get [second] mbox
319
    4.76    3.91   11.72    1.12   96%  65% Tryput [first] mbox
320
    4.46    3.91    7.81    0.82   75%  75% Peek item [non-empty] mbox
321
    5.55    3.91    9.77    0.82   68%  25% Tryget [non-empty] mbox
322
    4.03    1.95    7.81    0.58   78%   9% Peek item [empty] mbox
323
    4.27    3.91    5.86    0.59   81%  81% Tryget [empty] mbox
324
    1.77    0.00    3.91    0.44   84%  12% Waiting to get mbox
325
    1.59    0.00    1.95    0.60   81%  18% Waiting to put mbox
326
    5.37    3.91    9.77    0.91   65%  31% Delete mbox
327
   16.66   13.67   27.34    1.42   90%   3% Put/Get mbox
328
 
329
    2.62    1.95    5.86    0.92   68%  68% Init semaphore
330
    3.84    1.95    7.81    0.47   81%  12% Post [0] semaphore
331
    4.21    3.91    7.81    0.53   87%  87% Wait [1] semaphore
332
    3.48    1.95    5.86    0.76   71%  25% Trywait [0] semaphore
333
    3.60    1.95    5.86    0.62   78%  18% Trywait [1] semaphore
334
    2.26    1.95    5.86    0.53   87%  87% Peek semaphore
335
    1.89    0.00    1.95    0.12   96%   3% Destroy semaphore
336
   16.05   13.67   29.30    1.40   59%  18% Post/Wait semaphore
337
 
338
    2.38    1.95    3.91    0.67   78%  78% Create counter
339
    2.01    0.00    3.91    0.35   84%   6% Get counter value
340
    1.89    0.00    3.91    0.24   90%   6% Set counter value
341
    4.58    3.91    5.86    0.88   65%  65% Tick counter
342
    1.71    0.00    1.95    0.43   87%  12% Delete counter
343
 
344
    3.84    1.95    7.81    0.36   87%   9% Create alarm
345
    7.99    5.86   15.63    0.47   93%   3% Initialize alarm
346
    2.01    0.00    3.91    0.35   84%   6% Disable alarm
347
    6.53    5.86   13.67    1.01   75%  75% Enable alarm
348
    2.32    1.95    3.91    0.59   81%  81% Delete alarm
349
    4.76    3.91    7.81    1.01   59%  59% Tick counter [1 alarm]
350
   19.53   17.58   23.44    0.24   90%   6% Tick counter [many alarms]
351
    7.57    5.86   13.67    0.75   75%  21% Tick &#38; fire counter [1 alarm]
352
   98.57   97.66  105.47    1.14   96%  62% Tick &#38; fire counters [&#62;1 together]
353
   22.15   21.48   27.34    0.96   71%  71% Tick &#38; fire counters [&#62;1 separately]
354
  359.18  357.42  384.77    1.10   65%  31% Alarm latency [0 threads]
355
  362.63  357.42  396.48    2.55   43%  27% Alarm latency [2 threads]
356
  408.22  402.34  416.02    2.73   55%  21% Alarm latency [many threads]
357
  378.63  375.00  494.14    2.56   93%  71% Alarm -&#62; thread resume latency
358
 
359
    9.78    5.86   19.53    0.00            Clock/interrupt latency
360
 
361
   12.21    5.86   31.25    0.00            Clock DSR latency
362
 
363
   12       0     316  (main stack:   752)  Thread stack used (1120 total)
364
All done, main stack            : stack used   752 size  2400
365
All done             :  Interrupt stack used   288 size  4096
366
All done             : Idlethread stack used   276 size  2048
367
 
368
Timing complete - 30550 ms total
369
 
370
PASS:&lt;Basic timing OK&#62;
371
EXIT:&lt;done&#62;
372
 
373
          </PRE
374
></TD
375
></TR
376
></TABLE
377
></DIV
378
></DIV
379
><DIV
380
CLASS="NAVFOOTER"
381
><HR
382
ALIGN="LEFT"
383
WIDTH="100%"><TABLE
384
SUMMARY="Footer navigation table"
385
WIDTH="100%"
386
BORDER="0"
387
CELLPADDING="0"
388
CELLSPACING="0"
389
><TR
390
><TD
391
WIDTH="33%"
392
ALIGN="left"
393
VALIGN="top"
394
><A
395
HREF="rt-arm-ebsa285.html"
396
ACCESSKEY="P"
397
>Prev</A
398
></TD
399
><TD
400
WIDTH="34%"
401
ALIGN="center"
402
VALIGN="top"
403
><A
404
HREF="ecos-user-guide.html"
405
ACCESSKEY="H"
406
>Home</A
407
></TD
408
><TD
409
WIDTH="33%"
410
ALIGN="right"
411
VALIGN="top"
412
><A
413
HREF="rt-arm-pid.html"
414
ACCESSKEY="N"
415
>Next</A
416
></TD
417
></TR
418
><TR
419
><TD
420
WIDTH="33%"
421
ALIGN="left"
422
VALIGN="top"
423
>Board: Intel StrongARM EBSA-285 Evaluation Board</TD
424
><TD
425
WIDTH="34%"
426
ALIGN="center"
427
VALIGN="top"
428
><A
429
HREF="real-time-characterization.html"
430
ACCESSKEY="U"
431
>Up</A
432
></TD
433
><TD
434
WIDTH="33%"
435
ALIGN="right"
436
VALIGN="top"
437
>Board: ARM PID Evaluation Board</TD
438
></TR
439
></TABLE
440
></DIV
441
></BODY
442
></HTML
443
>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.