OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [cygmon/] [v2_0/] [misc/] [arm/] [cpu_info.h] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef __ARM_CPU_INFO_H__
2
#define __ARM_CPU_INFO_H__
3
//==========================================================================
4
//
5
//      cpu_info.h
6
//
7
//      Architecture information for ARM processors
8
//
9
//==========================================================================
10
//####ECOSGPLCOPYRIGHTBEGIN####
11
// -------------------------------------------
12
// This file is part of eCos, the Embedded Configurable Operating System.
13
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
14
//
15
// eCos is free software; you can redistribute it and/or modify it under
16
// the terms of the GNU General Public License as published by the Free
17
// Software Foundation; either version 2 or (at your option) any later version.
18
//
19
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
20
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
21
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
22
// for more details.
23
//
24
// You should have received a copy of the GNU General Public License along
25
// with eCos; if not, write to the Free Software Foundation, Inc.,
26
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
27
//
28
// As a special exception, if other files instantiate templates or use macros
29
// or inline functions from this file, or you compile this file and link it
30
// with other works to produce a work based on this file, this file does not
31
// by itself cause the resulting work to be covered by the GNU General Public
32
// License. However the source code for this file must still be made available
33
// in accordance with section (3) of the GNU General Public License.
34
//
35
// This exception does not invalidate any other reasons why a work based on
36
// this file might be covered by the GNU General Public License.
37
//
38
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
39
// at http://sources.redhat.com/ecos/ecos-license/
40
// -------------------------------------------
41
//####ECOSGPLCOPYRIGHTEND####
42
//==========================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):    
46
// Contributors: gthomas
47
// Date:         1999-10-20
48
// Purpose:      
49
// Description:  ARM is a Registered Trademark of Advanced RISC Machines
50
//               Limited.
51
//               Other Brands and Trademarks are the property of their
52
//               respective owners.               
53
//
54
//####DESCRIPTIONEND####
55
//
56
//=========================================================================
57
 
58
#define IS_ARM 1
59
 
60
#ifndef __CYGMON_TYPES
61
#define __CYGMON_TYPES
62
typedef unsigned int uint32;
63
typedef int          int32;
64
#endif // __CYGMON_TYPES
65
 
66
 
67
/* Temporary as long a multiple protypes are copied in multiple files */
68
/* This variation does NOT clone the prototypes */
69
#define NO_MALLOC 1
70
#define MAX_NUM_BP 32
71
#define MAX_HIST_ENTS 10
72
 
73
/* big enuf to store a trap in the BP structure */
74
 
75
#define BP_INST_T_DEFINED 1 
76
typedef unsigned long bp_inst_t ;
77
 
78
#define MEM_ADDR_DEFINED 1 
79
typedef struct mem_addr {
80
  unsigned long addr;
81
} mem_addr_t ;
82
 
83
#ifndef TARGET_REGISTER_T_DEFINED
84
#define TARGET_REGISTER_T_DEFINED
85
typedef unsigned long target_register_t;
86
#endif
87
 
88
#if defined(__ARMEB__)
89
#define PRINT_INSN print_insn_big_arm
90
#else
91
#define PRINT_INSN print_insn_little_arm
92
#endif
93
 
94
#define OTHERNAMES_CMD arm_othernames
95
extern void arm_othernames (void);
96
 
97
#undef BFD_MACH
98
#define BFD_MACH 0
99
 
100
#endif // __ARM_CPU_INFO_H__

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.