OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [devs/] [eth/] [arm/] [edb7xxx/] [v2_0/] [include/] [devs_eth_arm_edb7xxx.inl] - Blame information for rev 27

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
//==========================================================================
2
//
3
//      devs_eth_arm_edb7xxx.inl
4
//
5
//      EDB7XXX ethernet I/O definitions.
6
//
7
//==========================================================================
8
//####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later version.
16
//
17
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
// for more details.
21
//
22
// You should have received a copy of the GNU General Public License along
23
// with eCos; if not, write to the Free Software Foundation, Inc.,
24
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
//
26
// As a special exception, if other files instantiate templates or use macros
27
// or inline functions from this file, or you compile this file and link it
28
// with other works to produce a work based on this file, this file does not
29
// by itself cause the resulting work to be covered by the GNU General Public
30
// License. However the source code for this file must still be made available
31
// in accordance with section (3) of the GNU General Public License.
32
//
33
// This exception does not invalidate any other reasons why a work based on
34
// this file might be covered by the GNU General Public License.
35
//
36
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
// at http://sources.redhat.com/ecos/ecos-license/
38
// -------------------------------------------
39
//####ECOSGPLCOPYRIGHTEND####
40
//==========================================================================
41
//#####DESCRIPTIONBEGIN####
42
//
43
// Author(s):   jskov
44
// Contributors:jskov
45
// Date:        2001-11-14
46
// Purpose:     EDB7XXX ethernet defintions
47
//
48
//####DESCRIPTIONEND####
49
//==========================================================================
50
 
51
#include            // CYGNUM_HAL_INTERRUPT_EINT3
52
#include 
53
 
54
#ifdef CYGPKG_REDBOOT
55
# include 
56
# ifdef CYGSEM_REDBOOT_FLASH_CONFIG
57
#  include 
58
#  include 
59
# endif
60
#endif
61
 
62
#ifdef __WANT_CONFIG
63
 
64
#ifndef __EDB7312
65
# define CS8900A_step 4
66
#endif
67
 
68
#endif
69
 
70
#ifdef __WANT_DEVS
71
 
72
#ifdef CYGPKG_DEVS_ETH_ARM_EDB7XXX_ETH0
73
 
74
#ifndef CYGSEM_DEVS_ETH_ARM_EDB7XXX_ETH0_SET_ESA
75
# if defined(CYGPKG_REDBOOT) && defined(CYGSEM_REDBOOT_FLASH_CONFIG)
76
RedBoot_config_option("Set " CYGDAT_DEVS_ETH_ARM_EDB7XXX_ETH0_NAME " network hardware address [MAC]",
77
                      eth0_esa,
78
                      ALWAYS_ENABLED, true,
79
                      CONFIG_BOOL, false
80
    );
81
RedBoot_config_option(CYGDAT_DEVS_ETH_ARM_EDB7XXX_ETH0_NAME " network hardware address [MAC]",
82
                      eth0_esa_data,
83
                      "eth0_esa", true,
84
                      CONFIG_ESA, 0
85
    );
86
# endif // CYGPKG_REDBOOT && CYGSEM_REDBOOT_FLASH_CONFIG
87
 
88
# ifdef CYGSEM_HAL_VIRTUAL_VECTOR_SUPPORT
89
// Note that this section *is* active in an application, outside RedBoot,
90
// where the above section is not included.
91
 
92
#  include 
93
 
94
#  ifndef CONFIG_ESA
95
#   define CONFIG_ESA (6)
96
#  endif
97
#  ifndef CONFIG_BOOL
98
#   define CONFIG_BOOL (1)
99
#  endif
100
 
101
cyg_bool
102
_edb7xxx_provide_eth0_esa(struct cs8900a_priv_data* cpd)
103
{
104
    cyg_bool set_esa;
105
    int ok;
106
    ok = CYGACC_CALL_IF_FLASH_CFG_OP( CYGNUM_CALL_IF_FLASH_CFG_GET,
107
                                      "eth0_esa", &set_esa, CONFIG_BOOL);
108
    if (ok && set_esa) {
109
        ok = CYGACC_CALL_IF_FLASH_CFG_OP( CYGNUM_CALL_IF_FLASH_CFG_GET,
110
                                          "eth0_esa_data", cpd->esa, CONFIG_ESA);
111
    }
112
    return ok && set_esa;
113
}
114
 
115
# endif // CYGSEM_HAL_VIRTUAL_VECTOR_SUPPORT
116
#endif // ! CYGSEM_DEVS_ETH_ARM_EDB7XXX_ETH0_SET_ESA
117
 
118
static cs8900a_priv_data_t cs8900a_eth0_priv_data = {
119
    base : (cyg_addrword_t) 0x20000000,
120
    interrupt: CYGNUM_HAL_INTERRUPT_EINT3,
121
#ifdef CYGSEM_DEVS_ETH_ARM_EDB7XXX_ETH0_SET_ESA
122
    esa : CYGDAT_DEVS_ETH_ARM_EDB7XXX_ETH0_ESA,
123
    hardwired_esa : true,
124
#else
125
    hardwired_esa : false,
126
# ifdef CYGSEM_HAL_VIRTUAL_VECTOR_SUPPORT
127
    provide_esa : &_edb7xxx_provide_eth0_esa,
128
# else
129
    provide_esa : NULL,
130
# endif
131
#endif
132
};
133
 
134
ETH_DRV_SC(cs8900a_sc,
135
           &cs8900a_eth0_priv_data, // Driver specific data
136
           CYGDAT_DEVS_ETH_ARM_EDB7XXX_ETH0_NAME,
137
           cs8900a_start,
138
           cs8900a_stop,
139
           cs8900a_control,
140
           cs8900a_can_send,
141
           cs8900a_send,
142
           cs8900a_recv,
143
           cs8900a_deliver,     // "pseudoDSR" called from fast net thread
144
           cs8900a_poll,        // poll function, encapsulates ISR and DSR
145
           cs8900a_int_vector);
146
 
147
NETDEVTAB_ENTRY(cs8900a_netdev,
148
                "cs8900a_" CYGDAT_DEVS_ETH_ARM_EDB7XXX_ETH0_NAME,
149
                cs8900a_init,
150
                &cs8900a_sc);
151
 
152
#endif // CYGPKG_DEVS_ETH_ARM_EDB7XXX_ETH0
153
 
154
#endif // __WANT_DEVS
155
 
156
// EOF devs_eth_arm_edb7xxx.inl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.