OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [devs/] [eth/] [h8300/] [aki3068net/] [v2_0/] [src/] [if_aki3068net.c] - Blame information for rev 454

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
//==========================================================================
2
//
3
//      if_aki3068net.c
4
//
5
//      Ethernet device driver for Akizuki H8/3068 Netwotk micom
6
//
7
//==========================================================================
8
//####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later version.
16
//
17
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
// for more details.
21
//
22
// You should have received a copy of the GNU General Public License along
23
// with eCos; if not, write to the Free Software Foundation, Inc.,
24
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
//
26
// As a special exception, if other files instantiate templates or use macros
27
// or inline functions from this file, or you compile this file and link it
28
// with other works to produce a work based on this file, this file does not
29
// by itself cause the resulting work to be covered by the GNU General Public
30
// License. However the source code for this file must still be made available
31
// in accordance with section (3) of the GNU General Public License.
32
//
33
// This exception does not invalidate any other reasons why a work based on
34
// this file might be covered by the GNU General Public License.
35
//
36
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
// at http://sources.redhat.com/ecos/ecos-license/
38
// -------------------------------------------
39
//####ECOSGPLCOPYRIGHTEND####
40
//####BSDCOPYRIGHTBEGIN####
41
//
42
// -------------------------------------------
43
//
44
// Portions of this software may have been derived from OpenBSD or other sources,
45
// and are covered by the appropriate copyright disclaimers included herein.
46
//
47
// -------------------------------------------
48
//
49
//####BSDCOPYRIGHTEND####
50
//==========================================================================
51
//#####DESCRIPTIONBEGIN####
52
//
53
// Author(s):
54
// Contributors:
55
// Date:
56
// Purpose:      
57
// Description:
58
//              
59
//
60
//####DESCRIPTIONEND####
61
//
62
//==========================================================================
63
 
64
#include <pkgconf/system.h>
65
#include <pkgconf/io_eth_drivers.h>
66
 
67
#include <cyg/infra/cyg_type.h>
68
#include <cyg/hal/hal_arch.h>
69
#include <cyg/infra/diag.h>
70
#include <cyg/hal/drv_api.h>
71
#include <cyg/io/eth/eth_drv.h>
72
#include <cyg/io/eth/netdev.h>
73
 
74
#define DP_CARD_RESET 0x1f
75
 
76
#include <cyg/io/dp83902a.h>
77
 
78
void ns_dp83902a_plf_init(dp83902a_priv_data_t *dp)
79
{
80
    static struct {
81
        unsigned short offset;
82
        unsigned short data;
83
    } init_data[] = {
84
        {DP_DCR, 0x48},  // Bytewide access
85
        {DP_RBCH, 0},    // Remote byte count
86
        {DP_RBCL, 0},
87
        {DP_ISR, 0xFF},  // Clear any pending interrupts
88
        {DP_IMR, 0x00},  // Mask all interrupts 
89
        {DP_RCR, 0x20},  // Monitor
90
        {DP_TCR, 0x02},  // loopback
91
        {DP_RBCH, 32},   // Remote byte count
92
        {DP_RBCL, 0},
93
        {DP_RSAL, 0},    // Remote address
94
        {DP_RSAH, 0},
95
        {DP_CR, DP_CR_START|DP_CR_RDMA}  // Read data
96
    };
97
    unsigned char prom[32];
98
    int cnt,tmp;
99
 
100
    HAL_READ_UINT8(dp->base+DP_CARD_RESET, tmp);
101
    HAL_WRITE_UINT8(dp->base+DP_CARD_RESET, tmp);
102
    dp->data = dp->base+DP_DATAPORT;
103
    // Wait for card
104
    do {
105
        int cnt;
106
        DP_IN(dp->base, DP_ISR, tmp);
107
        for (cnt=0; cnt< 1024; cnt++);
108
    } while (0 == (tmp & DP_ISR_RESET));
109
 
110
    if (dp->hardwired_esa)
111
        return ;
112
 
113
    for (cnt=0; cnt<sizeof(init_data)/sizeof(init_data[0]); cnt++)
114
        DP_OUT(dp->base, init_data[cnt].offset, init_data[cnt].data);
115
    for (cnt = 0;  cnt < 32;  cnt++)
116
        DP_IN_DATA(dp->data, prom[cnt]);
117
    if ((prom[0] == 0xff) && (prom[2] == 0xff) && (prom[4] == 0xff)) {
118
        dp->base = 0;
119
        return ;
120
    }
121
    DP_OUT(dp->base, DP_CR, DP_CR_NODMA | DP_CR_PAGE1);
122
    for (cnt = 0; cnt < 6; cnt ++) {
123
        DP_OUT(dp->base, DP_P1_PAR0+cnt, prom[cnt*2]);
124
    }
125
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.