OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [devs/] [eth/] [sh/] [se7751/] [v2_0/] [include/] [devs_eth_sh_se7751.inl] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
//==========================================================================
2
//
3
//      devs/eth/sh/se7751/include/devs_eth_sh_se7751.inl
4
//
5
//      SE7751 ethernet I/O definitions.
6
//
7
//==========================================================================
8
//####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later version.
16
//
17
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
// for more details.
21
//
22
// You should have received a copy of the GNU General Public License along
23
// with eCos; if not, write to the Free Software Foundation, Inc.,
24
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
//
26
// As a special exception, if other files instantiate templates or use macros
27
// or inline functions from this file, or you compile this file and link it
28
// with other works to produce a work based on this file, this file does not
29
// by itself cause the resulting work to be covered by the GNU General Public
30
// License. However the source code for this file must still be made available
31
// in accordance with section (3) of the GNU General Public License.
32
//
33
// This exception does not invalidate any other reasons why a work based on
34
// this file might be covered by the GNU General Public License.
35
//
36
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
// at http://sources.redhat.com/ecos/ecos-license/
38
// -------------------------------------------
39
//####ECOSGPLCOPYRIGHTEND####
40
//==========================================================================
41
//#####DESCRIPTIONBEGIN####
42
//
43
// Author(s):   jskov
44
// Contributors:jskov
45
// Date:        2001-07-10
46
// Purpose:     SE7751 ethernet defintions
47
//####DESCRIPTIONEND####
48
//==========================================================================
49
 
50
#include            // CYGNUM_HAL_INTERRUPT_ETHR
51
 
52
#ifdef __WANT_CONFIG
53
 
54
#define CYGHWR_AMD_PCNET_PCI_MEM_MAP_BASE (CYGARC_UNCACHED_ADDRESS(&CYGMEM_SECTION_pci_window[0]))
55
#define CYGHWR_AMD_PCNET_PCI_MEM_MAP_SIZE ((cyg_uint32)(CYGMEM_SECTION_pci_window_SIZE))
56
 
57
#endif // __WANT_CONFIG
58
 
59
 
60
#ifdef __WANT_DEVS
61
 
62
#ifdef CYGPKG_DEVS_ETH_SH_SE7751_ETH0
63
 
64
// FIXME: find locations via PCI
65
static pcnet_priv_data amd_pcnet_eth0_priv_data = {
66
#ifdef CYGSEM_DEVS_ETH_SH_SE7751_ETH0_SET_ESA
67
    esa : CYGDAT_DEVS_ETH_SH_SE7751_ETH0_ESA,
68
    hardwired_esa : true,
69
#else
70
    hardwired_esa : false,
71
#endif
72
    config_esa : NULL,             // rely on the hardwired address for now
73
    rx_ring : NULL,
74
    rx_ring_cnt : (1<<2) /*CYGNUM_DEVS_ETH_MIPS_MIPS32_MALTA_ETH0_RX_RING_SIZE*/,
75
    rx_ring_log_cnt : 2,
76
    tx_ring : NULL,
77
    tx_ring_cnt : (1<<2) /*CYGNUM_DEVS_ETH_MIPS_MIPS32_MALTA_ETH0_TX_RING_SIZE*/,
78
    tx_ring_log_cnt : 2,
79
};
80
 
81
ETH_DRV_SC(amd_pcnet_sc,
82
           &amd_pcnet_eth0_priv_data, // Driver specific data
83
           CYGDAT_DEVS_ETH_SH_SE7751_ETH0_NAME,
84
           pcnet_start,
85
           pcnet_stop,
86
           pcnet_control,
87
           pcnet_can_send,
88
           pcnet_send,
89
           pcnet_recv,
90
           pcnet_deliver,     // "pseudoDSR" called from fast net thread
91
           pcnet_poll,        // poll function, encapsulates ISR and DSR
92
           pcnet_int_vector);
93
 
94
NETDEVTAB_ENTRY(pcnet_netdev,
95
                "pcnet_" CYGDAT_DEVS_ETH_SH_SE7751_ETH0_NAME,
96
                amd_pcnet_init,
97
                &amd_pcnet_sc);
98
#endif // CYGPKG_DEVS_ETH_SH_SE7751_ETH0
99
 
100
// These arrays are used for sanity checking of pointers
101
struct pcnet_priv_data *
102
pcnet_priv_array[CYGNUM_DEVS_ETH_AMD_PCNET_DEV_COUNT] = {
103
#ifdef CYGPKG_DEVS_ETH_SH_SE7751_ETH0
104
    &amd_pcnet_eth0_priv_data,
105
#endif
106
};
107
 
108
#endif // __WANT_DEVS
109
 
110
// EOF devs_eth_sh_se7751.inl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.