OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [devs/] [flash/] [intel/] [strata/] [v2_0/] [src/] [flash_unlock_block.c] - Blame information for rev 27

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
//==========================================================================
2
//
3
//      flash_unlock_block.c
4
//
5
//      Flash programming
6
//
7
//==========================================================================
8
//####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later version.
16
//
17
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
// for more details.
21
//
22
// You should have received a copy of the GNU General Public License along
23
// with eCos; if not, write to the Free Software Foundation, Inc.,
24
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
//
26
// As a special exception, if other files instantiate templates or use macros
27
// or inline functions from this file, or you compile this file and link it
28
// with other works to produce a work based on this file, this file does not
29
// by itself cause the resulting work to be covered by the GNU General Public
30
// License. However the source code for this file must still be made available
31
// in accordance with section (3) of the GNU General Public License.
32
//
33
// This exception does not invalidate any other reasons why a work based on
34
// this file might be covered by the GNU General Public License.
35
//
36
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
// at http://sources.redhat.com/ecos/ecos-license/
38
// -------------------------------------------
39
//####ECOSGPLCOPYRIGHTEND####
40
//==========================================================================
41
//#####DESCRIPTIONBEGIN####
42
//
43
// Author(s):    gthomas, hmt
44
// Contributors: gthomas
45
// Date:         2001-02-14
46
// Purpose:      
47
// Description:  
48
//              
49
//####DESCRIPTIONEND####
50
//
51
//==========================================================================
52
 
53
#include "strata.h"
54
 
55
#include <cyg/hal/hal_cache.h>
56
 
57
//
58
// CAUTION!  This code must be copied to RAM before execution.  Therefore,
59
// it must not contain any code which might be position dependent!
60
//
61
 
62
//
63
// The difficulty with this operation is that the hardware does not support
64
// unlocking single blocks.  However, the logical layer would like this to
65
// be the case, so this routine emulates it.  The hardware can clear all of
66
// the locks in the device at once.  This routine will use that approach and
67
// then reset the regions which are known to be locked.
68
//
69
 
70
#define MAX_FLASH_BLOCKS 128
71
 
72
int
73
flash_unlock_block(volatile flash_t *block, int block_size, int blocks)
74
{
75
    volatile flash_t *ROM;
76
    flash_t stat;
77
    int timeout = 5000000;
78
    int cache_on;
79
#ifndef CYGOPT_FLASH_IS_SYNCHRONOUS
80
    int i;
81
    volatile flash_t *bp, *bpv;
82
    unsigned char is_locked[MAX_FLASH_BLOCKS];
83
#endif
84
 
85
    HAL_DCACHE_IS_ENABLED(cache_on);
86
    if (cache_on) {
87
        HAL_DCACHE_SYNC();
88
        HAL_DCACHE_DISABLE();
89
    }
90
 
91
    // Get base address and map addresses to virtual addresses
92
    ROM = FLASH_P2V( CYGNUM_FLASH_BASE_MASK & (unsigned int)block );
93
    block = FLASH_P2V(block);
94
 
95
    // Clear any error conditions
96
    ROM[0] = FLASH_Clear_Status;
97
 
98
#ifdef CYGOPT_FLASH_IS_SYNCHRONOUS
99
    // Clear lock bit
100
    block[0] = FLASH_Clear_Locks;
101
    block[0] = FLASH_Clear_Locks_Confirm;  // Confirmation
102
    while(((stat = ROM[0]) & FLASH_Status_Ready) != FLASH_Status_Ready) {
103
        if (--timeout == 0) break;
104
    }
105
#else
106
    // Get current block lock state.  This needs to access each block on
107
    // the device so currently locked blocks can be re-locked.
108
    bp = ROM;
109
    for (i = 0;  i < blocks;  i++) {
110
        bpv = FLASH_P2V( bp );
111
        *bpv = FLASH_Read_Query;
112
        if (bpv == block) {
113
            is_locked[i] = 0;
114
        } else {
115
#if 8 == CYGNUM_FLASH_WIDTH
116
            is_locked[i] = bpv[4];
117
#else
118
            is_locked[i] = bpv[2];
119
# endif
120
        }
121
        bp += block_size / sizeof(*bp);
122
    }
123
 
124
    // Clears all lock bits
125
    ROM[0] = FLASH_Clear_Locks;
126
    ROM[0] = FLASH_Clear_Locks_Confirm;  // Confirmation
127
    timeout = 5000000;
128
    while(((stat = ROM[0]) & FLASH_Status_Ready) != FLASH_Status_Ready) {
129
        if (--timeout == 0) break;
130
    }
131
 
132
    // Restore the lock state
133
    bp = ROM;
134
    for (i = 0;  i < blocks;  i++) {
135
        bpv = FLASH_P2V( bp );
136
        if (is_locked[i]) {
137
            *bpv = FLASH_Set_Lock;
138
            *bpv = FLASH_Set_Lock_Confirm;  // Confirmation
139
            timeout = 5000000;
140
            while(((stat = ROM[0]) & FLASH_Status_Ready) != FLASH_Status_Ready) {
141
                if (--timeout == 0) break;
142
            }
143
        }
144
        bp += block_size / sizeof(*bp);
145
    }
146
#endif  // CYGOPT_FLASH_IS_SYNCHRONOUS
147
 
148
    // Restore ROM to "normal" mode
149
    ROM[0] = FLASH_Reset;
150
 
151
    if (cache_on) {
152
        HAL_DCACHE_ENABLE();
153
    }
154
 
155
    return stat;
156
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.