Subversion Repositories openrisc_2011-10-31

#ifndef CYGONCE_ARM_AEB_SERIAL_H

#define CYGONCE_ARM_AEB_SERIAL_H

// ====================================================================

//

//      aeb_serial.h

//

//      Device I/O - Description of ARM AEB-1 serial hardware

//

// ====================================================================

//####ECOSGPLCOPYRIGHTBEGIN####

// -------------------------------------------

// This file is part of eCos, the Embedded Configurable Operating System.

// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.

//

// eCos is free software; you can redistribute it and/or modify it under

// the terms of the GNU General Public License as published by the Free

// Software Foundation; either version 2 or (at your option) any later version.

//

// eCos is distributed in the hope that it will be useful, but WITHOUT ANY

// WARRANTY; without even the implied warranty of MERCHANTABILITY or

// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License

// for more details.

//

// You should have received a copy of the GNU General Public License along

// with eCos; if not, write to the Free Software Foundation, Inc.,

// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.

//

// As a special exception, if other files instantiate templates or use macros

// or inline functions from this file, or you compile this file and link it

// with other works to produce a work based on this file, this file does not

// by itself cause the resulting work to be covered by the GNU General Public

// License. However the source code for this file must still be made available

// in accordance with section (3) of the GNU General Public License.

//

// This exception does not invalidate any other reasons why a work based on

// this file might be covered by the GNU General Public License.

//

// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.

// at http://sources.redhat.com/ecos/ecos-license/

// -------------------------------------------

//####ECOSGPLCOPYRIGHTEND####

// ====================================================================

//#####DESCRIPTIONBEGIN####

//

// Author(s):           gthomas

// Contributors:        gthomas

// Date:        1999-02-04

// Purpose:     Internal interfaces for serial I/O drivers

// Description:

//

//####DESCRIPTIONEND####

//

// ====================================================================

// Description of serial ports on ARM AEB-1

struct serial_port {

    unsigned char _byte[32];

};

#define REG(n) _byte[n*4]

// Receive control registers

#define REG_RHR REG(0)    // Receive holding register

#define REG_ISR REG(2)    // Interrupt status register

#define REG_LSR REG(5)    // Line status register

#define REG_MSR REG(6)    // Modem status register

#define REG_SCR REG(7)    // Scratch register

// Transmit control registers

#define REG_THR REG(0)    // Transmit holding register

#define REG_IER REG(1)    // Interrupt enable register

#define REG_FCR REG(2)    // FIFO control register

#define REG_LCR REG(3)    // Line control register

#define REG_MCR REG(4)    // Modem control register

#define REG_LDL REG(0)    // LSB of baud rate

#define REG_MDL REG(1)    // MSB of baud rate

// Interrupt Enable Register

#define IER_RCV 0x01

#define IER_XMT 0x02

#define IER_LS  0x04

#define IER_MS  0x08

// Line Control Register

#define LCR_WL5 0x00    // Word length

#define LCR_WL6 0x01

#define LCR_WL7 0x02

#define LCR_WL8 0x03

#define LCR_SB1 0x00    // Number of stop bits

#define LCR_SB1_5 0x04  // 1.5 -> only valid with 5 bit words

#define LCR_SB2 0x04

#define LCR_PN  0x00    // Parity mode - none

#define LCR_PE  0x0C    // Parity mode - even

#define LCR_PO  0x08    // Parity mode - odd

#define LCR_PM  0x28    // Forced "mark" parity

#define LCR_PS  0x38    // Forced "space" parity

#define LCR_DL  0x80    // Enable baud rate latch

// Line Status Register

#define LSR_RSR 0x01

#define LSR_THE 0x20

// Modem Control Register

#define MCR_DTR 0x01

#define MCR_RTS 0x02

#define MCR_INT 0x08   // Enable interrupts

// Interrupt status register

#define ISR_Tx  0x02

#define ISR_Rx  0x04

static unsigned char select_word_length[] = {

    LCR_WL5,    // 5 bits / word (char)

    LCR_WL6,

    LCR_WL7,

    LCR_WL8

};

static unsigned char select_stop_bits[] = {

    0,

    LCR_SB1,    // 1 stop bit

    LCR_SB1_5,  // 1.5 stop bit

    LCR_SB2     // 2 stop bits

};

static unsigned char select_parity[] = {

    LCR_PN,     // No parity

    LCR_PE,     // Even parity

    LCR_PO,     // Odd parity

    LCR_PM,     // Mark parity

    LCR_PS,     // Space parity

};

// Baud rate values, based on raw 24MHz clock

static unsigned short select_baud[] = {

           0,  // Unused

     10000*3,  // 50

      6667*3,  // 75

      4545*3,  // 110

      3717*3,  // 134.5

      3333*3,  // 150

           0,  // 200

      1667*3,  // 300

       833*3,  // 600

       417*3,  // 1200

       277*3,  // 1800

       208*3,  // 2400

       139*3,  // 3600

       104*3,  // 4800

        69*3,  // 7200

        52*3,  // 9600

    (69*3)/2,  // 14400

        26*3,  // 19200

        13*3,  // 38400

          26,  // 57600

          13,  // 115200

           0,  // 230400

};

#endif // CYGONCE_ARM_AEB_SERIAL_H