OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [devs/] [serial/] [arm/] [integrator/] [v2_0/] [cdl/] [ser_arm_integrator.cdl] - Blame information for rev 584

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
# ====================================================================
2
#
3
#      ser_arm_integrator.cdl
4
#
5
#      eCos serial ARM/INTEGRATOR configuration data
6
#
7
# ====================================================================
8
#####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later version.
16
##
17
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
## for more details.
21
##
22
## You should have received a copy of the GNU General Public License along
23
## with eCos; if not, write to the Free Software Foundation, Inc.,
24
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
##
26
## As a special exception, if other files instantiate templates or use macros
27
## or inline functions from this file, or you compile this file and link it
28
## with other works to produce a work based on this file, this file does not
29
## by itself cause the resulting work to be covered by the GNU General Public
30
## License. However the source code for this file must still be made available
31
## in accordance with section (3) of the GNU General Public License.
32
##
33
## This exception does not invalidate any other reasons why a work based on
34
## this file might be covered by the GNU General Public License.
35
##
36
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
## at http://sources.redhat.com/ecos/ecos-license/
38
## -------------------------------------------
39
#####ECOSGPLCOPYRIGHTEND####
40
# ====================================================================
41
######DESCRIPTIONBEGIN####
42
#
43
# Author(s):      David A Rusling
44
# Original data:  David A Rusling
45
# Contributors:   Philippe Robin
46
# Date:           November 7, 2000
47
#
48
#####DESCRIPTIONEND####
49
#
50
# ====================================================================
51
 
52
 
53
cdl_package CYGPKG_IO_SERIAL_ARM_INTEGRATOR {
54
    display       "ARM INTEGRATOR serial device drivers"
55
 
56
    parent        CYGPKG_IO_SERIAL_DEVICES
57
    active_if     CYGPKG_IO_SERIAL
58
    active_if     CYGPKG_HAL_ARM_INTEGRATOR
59
 
60
    requires      CYGPKG_ERROR
61
    include_dir   cyg/io
62
    description   "
63
           This option enables the serial device drivers for the
64
           ARM INTEGRATOR."
65
 
66
    compile       -library=libextras.a   integrator_serial_with_ints.c
67
 
68
    define_proc {
69
        puts $::cdl_system_header "/***** serial driver proc output start *****/"
70
        puts $::cdl_system_header "#define CYGDAT_IO_SERIAL_DEVICE_HEADER "
71
        puts $::cdl_system_header "/*****  serial driver proc output end  *****/"
72
    }
73
 
74
    cdl_component CYGPKG_IO_SERIAL_ARM_INTEGRATOR_SERIAL0 {
75
        display       "ARM INTEGRATOR serial port 0 driver"
76
        flavor        bool
77
        default_value 1
78
        description   "
79
        This option includes the serial device driver for the ARM INTEGRATOR
80
        port 0."
81
 
82
        cdl_option CYGDAT_IO_SERIAL_ARM_INTEGRATOR_SERIAL0_NAME {
83
            display       "Device name for ARM INTEGRATOR serial port 0 driver"
84
            flavor        data
85
            default_value {"\"/dev/ser0\""}
86
            description   "
87
            This option specifies the name of the serial device for the
88
            ARM INTEGRATOR port 0."
89
        }
90
 
91
        cdl_option CYGNUM_IO_SERIAL_ARM_INTEGRATOR_SERIAL0_BAUD {
92
            display       "Baud rate for the ARM INTEGRATOR serial port 0 driver"
93
            flavor        data
94
            legal_values  { 50 75 110 "134_5" 150 200 300 600 1200 1800 2400 3600
95
                            4800 7200 9600 14400 19200 38400 57600 115200 234000
96
                           }
97
            default_value 38400
98
            description   "
99
            This option specifies the default baud rate (speed) for the
100
            ARM INTEGRATOR port 0."
101
        }
102
 
103
        cdl_option CYGNUM_IO_SERIAL_ARM_INTEGRATOR_SERIAL0_BUFSIZE {
104
            display       "Buffer size for the ARM INTEGRATOR serial port 0 driver"
105
            flavor        data
106
            legal_values  0 to 8192
107
            default_value 128
108
            description   "
109
            This option specifies the size of the internal buffers used
110
            for the ARM INTEGRATOR port 0."
111
        }
112
    }
113
 
114
    cdl_component CYGPKG_IO_SERIAL_ARM_INTEGRATOR_SERIAL1 {
115
        display       "ARM INTEGRATOR serial port 1 driver"
116
        flavor        bool
117
        default_value 1
118
        description   "
119
        This option includes the serial device driver for the ARM INTEGRATOR
120
        port 1."
121
 
122
        cdl_option CYGDAT_IO_SERIAL_ARM_INTEGRATOR_SERIAL1_NAME {
123
            display       "Device name for ARM INTEGRATOR serial port 1 driver"
124
            flavor        data
125
            default_value {"\"/dev/ser1\""}
126
            description   "
127
            This option specifies the name of the serial device for the
128
            ARM INTEGRATOR port 1."
129
        }
130
 
131
        cdl_option CYGNUM_IO_SERIAL_ARM_INTEGRATOR_SERIAL1_BAUD {
132
            display       "Baud rate for the ARM INTEGRATOR serial port 1 driver"
133
            flavor        data
134
            legal_values  { 50 75 110 "134_5" 150 200 300 600 1200 1800 2400 3600
135
                      4800 7200 9600 14400 19200 38400 57600 115200 234000
136
            }
137
            default_value 38400
138
            description   "
139
            This option specifies the default baud rate (speed) for the
140
            ARM INTEGRATOR port 1."
141
        }
142
    }
143
 
144
    cdl_option CYGNUM_IO_SERIAL_ARM_INTEGRATOR_SERIAL1_BUFSIZE {
145
        display       "Buffer size for the ARM INTEGRATOR serial port 1 driver"
146
        flavor        data
147
        legal_values  0 to 8192
148
        default_value 128
149
        description   "
150
            This option specifies the size of the internal buffers used
151
            for the ARM INTEGRATOR port 1."
152
    }
153
 
154
    cdl_component CYGPKG_IO_SERIAL_ARM_INTEGRATOR_TESTING {
155
        display    "Testing parameters"
156
        flavor     bool
157
        calculated 1
158
        active_if  CYGPKG_IO_SERIAL_ARM_INTEGRATOR_SERIAL0
159
 
160
        # The combination of non-FIFO UARTs and no cache means that some
161
        # Integrator based systems are too slow to handle the higher baud rates.
162
        implements CYGINT_IO_SERIAL_TEST_SKIP_57600
163
        implements CYGINT_IO_SERIAL_TEST_SKIP_115200
164
 
165
        cdl_option CYGPRI_SER_TEST_SER_DEV {
166
            display       "Serial device used for testing"
167
            flavor        data
168
            default_value { CYGDAT_IO_SERIAL_ARM_INTEGRATOR_SERIAL0_NAME }
169
        }
170
 
171
        define_proc {
172
            puts $::cdl_header "#define CYGPRI_SER_TEST_CRASH_ID \"arminteg\""
173
            puts $::cdl_header "#define CYGPRI_SER_TEST_TTY_DEV  \"/dev/tty0\""
174
        }
175
    }
176
}
177
 
178
# EOF ser_arm_integrator.cdl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.