OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [devs/] [serial/] [arm/] [iop310/] [v2_0/] [cdl/] [ser_arm_iop310.cdl] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
# ====================================================================
2
#
3
#      ser_arm_iop310.cdl
4
#
5
#      eCos serial IQ80200/80310 configuration data
6
#
7
# ====================================================================
8
#####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
## Copyright (C) 2002 Gary Thomas
13
##
14
## eCos is free software; you can redistribute it and/or modify it under
15
## the terms of the GNU General Public License as published by the Free
16
## Software Foundation; either version 2 or (at your option) any later version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
19
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License along
24
## with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
26
##
27
## As a special exception, if other files instantiate templates or use macros
28
## or inline functions from this file, or you compile this file and link it
29
## with other works to produce a work based on this file, this file does not
30
## by itself cause the resulting work to be covered by the GNU General Public
31
## License. However the source code for this file must still be made available
32
## in accordance with section (3) of the GNU General Public License.
33
##
34
## This exception does not invalidate any other reasons why a work based on
35
## this file might be covered by the GNU General Public License.
36
##
37
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
38
## at http://sources.redhat.com/ecos/ecos-license/
39
## -------------------------------------------
40
#####ECOSGPLCOPYRIGHTEND####
41
# ====================================================================
42
######DESCRIPTIONBEGIN####
43
#
44
# Author(s):      msalter
45
# Original data:  msalter, gthomas
46
# Contributors:
47
# Date:           2000-10-10
48
#
49
#####DESCRIPTIONEND####
50
#
51
# ====================================================================
52
 
53
 
54
cdl_package CYGPKG_IO_SERIAL_ARM_XSCALE_IOP310 {
55
    display       "XScale IOP310 serial device drivers"
56
 
57
    parent        CYGPKG_IO_SERIAL_DEVICES
58
    active_if     CYGPKG_IO_SERIAL
59
    active_if     CYGPKG_HAL_ARM_XSCALE_IOP310
60
 
61
    requires      CYGPKG_ERROR
62
    include_dir   cyg/io
63
 
64
    description   "
65
           This option enables the serial device drivers for the
66
           Xscale board using the IOP310 chipset."
67
 
68
    # FIXME: This really belongs in the GENERIC_16X5X package
69
    cdl_interface CYGINT_IO_SERIAL_GENERIC_16X5X_REQUIRED {
70
        display   "Generic 16x5x serial driver required"
71
    }
72
    define_proc {
73
        puts $::cdl_header "#define CYGPRI_IO_SERIAL_GENERIC_16X5X_STEP 1"
74
    }
75
 
76
 
77
    define_proc {
78
        puts $::cdl_system_header "/***** serial driver proc output start *****/"
79
        puts $::cdl_system_header "#define CYGDAT_IO_SERIAL_GENERIC_16X5X_INL "
80
        puts $::cdl_system_header "#define CYGDAT_IO_SERIAL_GENERIC_16X5X_CFG "
81
        puts $::cdl_system_header "/*****  serial driver proc output end  *****/"
82
    }
83
 
84
    cdl_component CYGPKG_IO_SERIAL_ARM_IOP310_SERIAL0 {
85
        display       "ARM Xscale IOP310 serial port 0 driver"
86
        flavor        bool
87
        default_value 1
88
        active_if     { CYGHWR_HAL_ARM_IQ80310_SERIAL_PORTA != 0 }
89
 
90
        implements CYGINT_IO_SERIAL_GENERIC_16X5X_REQUIRED
91
        implements    CYGINT_IO_SERIAL_FLOW_CONTROL_HW
92
        implements    CYGINT_IO_SERIAL_LINE_STATUS_HW
93
 
94
        description   "
95
            This option includes the serial device driver for the
96
            Xscale IOP310 port 0."
97
 
98
        cdl_option CYGDAT_IO_SERIAL_ARM_IOP310_SERIAL0_NAME {
99
            display       "Device name for IOP310 serial port 0 driver"
100
            flavor        data
101
            default_value {"\"/dev/ser0\""}
102
            description   "
103
                This option specifies the name of the serial device
104
                for the Xscale IOP310 port 0."
105
        }
106
 
107
        cdl_option CYGNUM_IO_SERIAL_ARM_IOP310_SERIAL0_BAUD {
108
            display       "Baud rate for the Xscale IOP310 serial port 0 driver"
109
            flavor        data
110
            legal_values  { 50 75 110 "134_5" 150 200 300 600 1200 1800 2400
111
                            3600 4800 7200 9600 14400 19200 38400
112
                            57600 115200 }
113
            default_value 38400
114
            description   "
115
                This option specifies the default baud rate (speed)
116
                for the Xscale IOP310 port 0."
117
        }
118
 
119
        cdl_option CYGNUM_IO_SERIAL_ARM_IOP310_SERIAL0_BUFSIZE {
120
            display       "Buffer size for the Xscale IOP310 serial port 0 driver"
121
            flavor        data
122
            legal_values  0 to 8192
123
            default_value 128
124
            description   "
125
                This option specifies the size of the internal buffers
126
                used for the Xscale IOP310 port 0."
127
        }
128
    }
129
 
130
    cdl_component CYGPKG_IO_SERIAL_ARM_IOP310_SERIAL1 {
131
        display       "ARM Xscale IOP310 serial port 1 driver"
132
        flavor        bool
133
        default_value 1
134
        active_if     { CYGHWR_HAL_ARM_IQ80310_SERIAL_PORTB != 0 }
135
 
136
        implements CYGINT_IO_SERIAL_GENERIC_16X5X_REQUIRED
137
        implements    CYGINT_IO_SERIAL_FLOW_CONTROL_HW
138
        implements    CYGINT_IO_SERIAL_LINE_STATUS_HW
139
 
140
        description   "
141
            This option includes the serial device driver for the Xscale
142
            IOP310 port 1."
143
 
144
        cdl_option CYGDAT_IO_SERIAL_ARM_IOP310_SERIAL1_NAME {
145
            display       "Device name for IOP310 serial port 1 driver"
146
            flavor        data
147
            default_value {"\"/dev/ser1\""}
148
            description   "
149
                This option specifies the name of the serial device
150
                for the Xscale IOP310 port 1."
151
        }
152
 
153
        cdl_option CYGNUM_IO_SERIAL_ARM_IOP310_SERIAL1_BAUD {
154
            display       "Baud rate for the Xscale IOP310 serial port 1 driver"
155
            flavor        data
156
            legal_values  { 50 75 110 "134_5" 150 200 300 600 1200 1800 2400
157
                            3600 4800 7200 9600 14400 19200 38400
158
                            57600 115200 }
159
            default_value 38400
160
            description   "
161
                This option specifies the default baud rate (speed)
162
                for the Xscale IOP310 port 1."
163
        }
164
 
165
        cdl_option CYGNUM_IO_SERIAL_ARM_IOP310_SERIAL1_BUFSIZE {
166
            display       "Buffer size for the Xscale IOP310 serial port 1 driver"
167
            flavor        data
168
            legal_values  0 to 8192
169
            default_value 128
170
            description   "
171
                This option specifies the size of the internal buffers
172
                used for the Xscale IOP310 port 1."
173
        }
174
    }
175
 
176
    cdl_component CYGPKG_IO_SERIAL_ARM_IOP310_TESTING {
177
        display    "Testing parameters"
178
        flavor     bool
179
        calculated 1
180
        active_if  CYGPKG_IO_SERIAL_ARM_IOP310_SERIAL0
181
 
182
        implements CYGINT_IO_SERIAL_TEST_SKIP_9600
183
        implements CYGINT_IO_SERIAL_TEST_SKIP_115200
184
        implements CYGINT_IO_SERIAL_TEST_SKIP_PARITY_EVEN
185
 
186
        cdl_option CYGPRI_SER_TEST_SER_DEV {
187
            display       "Serial device used for testing"
188
            flavor        data
189
            default_value { CYGDAT_IO_SERIAL_ARM_IOP310_SERIAL1_NAME }
190
        }
191
 
192
        define_proc {
193
            puts $::cdl_header "#define CYGPRI_SER_TEST_CRASH_ID \"iop310\""
194
            puts $::cdl_header "#define CYGPRI_SER_TEST_TTY_DEV  \"/dev/tty0\""
195
        }
196
    }
197
}
198
 
199
# EOF ser_arm_iop310.cdl

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.