OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [devs/] [serial/] [arm/] [iq80321/] [v2_0/] [cdl/] [ser_arm_iq80321.cdl] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
# ====================================================================
2
#
3
#      ser_arm_iq80321.cdl
4
#
5
#      eCos serial IQ80321 configuration data
6
#
7
# ====================================================================
8
#####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later version.
16
##
17
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
## for more details.
21
##
22
## You should have received a copy of the GNU General Public License along
23
## with eCos; if not, write to the Free Software Foundation, Inc.,
24
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
##
26
## As a special exception, if other files instantiate templates or use macros
27
## or inline functions from this file, or you compile this file and link it
28
## with other works to produce a work based on this file, this file does not
29
## by itself cause the resulting work to be covered by the GNU General Public
30
## License. However the source code for this file must still be made available
31
## in accordance with section (3) of the GNU General Public License.
32
##
33
## This exception does not invalidate any other reasons why a work based on
34
## this file might be covered by the GNU General Public License.
35
##
36
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
## at http://sources.redhat.com/ecos/ecos-license/
38
## -------------------------------------------
39
#####ECOSGPLCOPYRIGHTEND####
40
# ====================================================================
41
######DESCRIPTIONBEGIN####
42
#
43
# Author(s):      msalter
44
# Original data:  msalter
45
# Contributors:
46
# Date:           2000-10-10
47
#
48
#####DESCRIPTIONEND####
49
#
50
# ====================================================================
51
 
52
 
53
cdl_package CYGPKG_IO_SERIAL_ARM_IQ80321 {
54
    display       "XScale IQ80321 serial device drivers"
55
 
56
    parent        CYGPKG_IO_SERIAL_DEVICES
57
    active_if     CYGPKG_IO_SERIAL
58
    active_if     CYGPKG_HAL_ARM_XSCALE_IQ80321
59
 
60
    requires      CYGPKG_ERROR
61
    include_dir   cyg/io
62
 
63
    description   "
64
           This option enables the serial device drivers for the
65
           IQ80321 evaluation board."
66
 
67
    # FIXME: This really belongs in the GENERIC_16X5X package
68
    cdl_interface CYGINT_IO_SERIAL_GENERIC_16X5X_REQUIRED {
69
        display   "Generic 16x5x serial driver required"
70
    }
71
    define_proc {
72
        puts $::cdl_header "#define CYGPRI_IO_SERIAL_GENERIC_16X5X_STEP 1"
73
    }
74
 
75
 
76
    define_proc {
77
        puts $::cdl_system_header "/***** serial driver proc output start *****/"
78
        puts $::cdl_system_header "#define CYGDAT_IO_SERIAL_GENERIC_16X5X_INL "
79
        puts $::cdl_system_header "#define CYGDAT_IO_SERIAL_GENERIC_16X5X_CFG "
80
        puts $::cdl_system_header "/*****  serial driver proc output end  *****/"
81
    }
82
 
83
    cdl_component CYGPKG_IO_SERIAL_ARM_IQ80321_SERIAL0 {
84
        display       "ARM IQ80321 serial port 0 driver"
85
        flavor        bool
86
        default_value 1
87
 
88
        implements CYGINT_IO_SERIAL_GENERIC_16X5X_REQUIRED
89
        implements    CYGINT_IO_SERIAL_FLOW_CONTROL_HW
90
        implements    CYGINT_IO_SERIAL_LINE_STATUS_HW
91
 
92
        description   "
93
            This option includes the serial device driver for the Cyclone
94
            IQ80321 port 0."
95
 
96
        cdl_option CYGDAT_IO_SERIAL_ARM_IQ80321_SERIAL0_NAME {
97
            display       "Device name for IQ80321 serial port 0 driver"
98
            flavor        data
99
            default_value {"\"/dev/ser0\""}
100
            description   "
101
                This option specifies the name of the serial device
102
                for the Cyclone IQ80321 port 0."
103
        }
104
 
105
        cdl_option CYGNUM_IO_SERIAL_ARM_IQ80321_SERIAL0_BAUD {
106
            display       "Baud rate for the Cyclone IQ80321 serial port 0 driver"
107
            flavor        data
108
            legal_values  { 50 75 110 "134_5" 150 200 300 600 1200 1800 2400
109
                            3600 4800 7200 9600 14400 19200 38400
110
                            57600 115200 }
111
            default_value 115200
112
            description   "
113
                This option specifies the default baud rate (speed)
114
                for the Cyclone IQ80321 port 0."
115
        }
116
 
117
        cdl_option CYGNUM_IO_SERIAL_ARM_IQ80321_SERIAL0_BUFSIZE {
118
            display       "Buffer size for the Cyclone IQ80321 serial port 0 driver"
119
            flavor        data
120
            legal_values  0 to 8192
121
            default_value 128
122
            description   "
123
                This option specifies the size of the internal buffers
124
                used for the Cyclone IQ80321 port 0."
125
        }
126
    }
127
 
128
    cdl_component CYGPKG_IO_SERIAL_ARM_IQ80321_TESTING {
129
        display    "Testing parameters"
130
        flavor     bool
131
        calculated 1
132
        active_if  CYGPKG_IO_SERIAL_ARM_IQ80321_SERIAL0
133
 
134
        implements CYGINT_IO_SERIAL_TEST_SKIP_9600
135
        implements CYGINT_IO_SERIAL_TEST_SKIP_115200
136
        implements CYGINT_IO_SERIAL_TEST_SKIP_PARITY_EVEN
137
 
138
        cdl_option CYGPRI_SER_TEST_SER_DEV {
139
            display       "Serial device used for testing"
140
            flavor        data
141
            default_value { CYGDAT_IO_SERIAL_ARM_IQ80321_SERIAL0_NAME }
142
        }
143
 
144
        define_proc {
145
            puts $::cdl_header "#define CYGPRI_SER_TEST_CRASH_ID \"iq80321\""
146
            puts $::cdl_header "#define CYGPRI_SER_TEST_TTY_DEV  \"/dev/tty0\""
147
        }
148
    }
149
}
150
 
151
# EOF ser_arm_iq80321.cdl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.