OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [devs/] [watchdog/] [mn10300/] [mn10300/] [v2_0/] [src/] [watchdog_mn10300.cxx] - Blame information for rev 308

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
//==========================================================================
2
//
3
//      devs/watchdog/mn10300/mn10300/watchdog_mn10300.cxx
4
//
5
//      Watchdog implementation for MN10300
6
//
7
//==========================================================================
8
//####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later version.
16
//
17
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
// for more details.
21
//
22
// You should have received a copy of the GNU General Public License along
23
// with eCos; if not, write to the Free Software Foundation, Inc.,
24
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
//
26
// As a special exception, if other files instantiate templates or use macros
27
// or inline functions from this file, or you compile this file and link it
28
// with other works to produce a work based on this file, this file does not
29
// by itself cause the resulting work to be covered by the GNU General Public
30
// License. However the source code for this file must still be made available
31
// in accordance with section (3) of the GNU General Public License.
32
//
33
// This exception does not invalidate any other reasons why a work based on
34
// this file might be covered by the GNU General Public License.
35
//
36
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
// at http://sources.redhat.com/ecos/ecos-license/
38
// -------------------------------------------
39
//####ECOSGPLCOPYRIGHTEND####
40
//==========================================================================
41
//#####DESCRIPTIONBEGIN####
42
//
43
// Author(s):    nickg
44
// Contributors: nickg
45
// Date:         1999-02-18
46
// Purpose:      Watchdog class implementation
47
// Description:  Contains an implementation of the Watchdog class for use
48
//               with the MN10300 hardware watchdog timer.
49
//
50
//####DESCRIPTIONEND####
51
//
52
//==========================================================================
53
 
54
#include <pkgconf/system.h>             // system configuration file
55
#include <pkgconf/watchdog.h>           // configuration for this package
56
#include <pkgconf/kernel.h>             // Kernel config
57
 
58
#include <cyg/kernel/ktypes.h>          // base kernel types
59
#include <cyg/infra/cyg_trac.h>         // tracing macros
60
#include <cyg/kernel/instrmnt.h>        // instrumentation
61
 
62
#include <cyg/hal/hal_io.h>             // IO register access
63
 
64
#include <cyg/kernel/intr.hxx>          // interrupts
65
 
66
#include <cyg/io/watchdog.hxx>          // watchdog API
67
 
68
// -------------------------------------------------------------------------
69
// MN10300 watchdog timer registers
70
 
71
#if defined(CYGPKG_HAL_MN10300_AM31)
72
 
73
#define WATCHDOG_BASE           0x34004000
74
#define WATCHDOG_COUNTER        (WATCHDOG_BASE)
75
#define WATCHDOG_CONTROL        (WATCHDOG_BASE+2)
76
#define WATCHDOG_RESET          (WATCHDOG_BASE+4)
77
 
78
#define WATCHDOG_WDCK0          0x07
79
#define WATCHDOG_WDCK0_DEFAULT  0x04    // 1016.801ms cycle
80
#define WATCHDOG_WDRST          0x40
81
#define WATCHDOG_WDCNE          0x80
82
 
83
#define WATCHDOG_RESOLUTION     1016801000      // cycle time in nanoseconds
84
 
85
#elif defined(CYGPKG_HAL_MN10300_AM33)
86
 
87
#define WATCHDOG_BASE           0xC0001000
88
#define WATCHDOG_COUNTER        (WATCHDOG_BASE)
89
#define WATCHDOG_CONTROL        (WATCHDOG_BASE+2)
90
#define WATCHDOG_RESET          (WATCHDOG_BASE+4)
91
 
92
#define WATCHDOG_WDCK0          0x07
93
#define WATCHDOG_WDCK0_DEFAULT  0x04    // 621.387ms cycle
94
#define WATCHDOG_WDRST          0x40
95
#define WATCHDOG_WDCNE          0x80
96
 
97
#define WATCHDOG_RESOLUTION     621387000       // cycle time in nanoseconds
98
 
99
#else
100
 
101
#error Unsupported MN10300 variant
102
 
103
#endif
104
 
105
// -------------------------------------------------------------------------
106
// Forward definitions
107
 
108
static cyg_ISR    watchdog_isr;
109
 
110
// -------------------------------------------------------------------------
111
// Statics
112
 
113
// Interrupt object
114
static Cyg_Interrupt interrupt(
115
    CYGNUM_HAL_INTERRUPT_WATCHDOG,
116
    0,
117
    0,
118
    watchdog_isr,
119
    NULL                                // no DSR
120
    );
121
 
122
// -------------------------------------------------------------------------
123
// Constructor
124
 
125
void
126
Cyg_Watchdog::init_hw(void)
127
{
128
    CYG_REPORT_FUNCTION();
129
 
130
    // HW doesn't need init.
131
 
132
    resolution          = WATCHDOG_RESOLUTION;
133
 
134
    CYG_REPORT_RETURN();
135
}
136
 
137
// -------------------------------------------------------------------------
138
// Start the watchdog running.
139
 
140
void
141
Cyg_Watchdog::start(void)
142
{
143
    CYG_REPORT_FUNCTION();
144
 
145
    interrupt.attach();
146
 
147
    HAL_WRITE_UINT8( WATCHDOG_COUNTER, 0 );
148
 
149
    // Set overflow cycle 
150
    // Enable and reset counter
151
    HAL_WRITE_UINT8( WATCHDOG_CONTROL,
152
                     WATCHDOG_WDCK0_DEFAULT|WATCHDOG_WDCNE|WATCHDOG_WDRST);
153
 
154
    CYG_REPORT_RETURN();
155
}
156
 
157
// -------------------------------------------------------------------------
158
// Reset watchdog timer. This needs to be called regularly to prevent
159
// the watchdog firing.
160
 
161
void
162
Cyg_Watchdog::reset()
163
{
164
    CYG_REPORT_FUNCTION();
165
 
166
    cyg_uint8 ctrl;
167
 
168
    HAL_READ_UINT8( WATCHDOG_CONTROL, ctrl );
169
 
170
    ctrl |= WATCHDOG_WDRST;
171
 
172
    HAL_WRITE_UINT8( WATCHDOG_CONTROL, ctrl );
173
 
174
    CYG_REPORT_RETURN();
175
}
176
 
177
// -------------------------------------------------------------------------
178
// ISR
179
 
180
cyg_uint32
181
watchdog_isr( cyg_vector vector, CYG_ADDRWORD data)
182
{
183
    CYG_REPORT_FUNCTION();
184
 
185
    // Disable interrupt just in case
186
    interrupt.detach();
187
 
188
    // Turn watchdog off to prevent it re-triggering.
189
    HAL_WRITE_UINT8( WATCHDOG_CONTROL, 0 );
190
 
191
    Cyg_Watchdog::watchdog.trigger();
192
 
193
    CYG_REPORT_RETURN();
194
 
195
    return Cyg_Interrupt::HANDLED;
196
}
197
 
198
// -------------------------------------------------------------------------
199
// EOF watchdog_mn10300.cxx

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.