| 1 |
27 |
unneback |
#ifndef CYGONCE_HAL_PLATFORM_SETUP_H
|
| 2 |
|
|
#define CYGONCE_HAL_PLATFORM_SETUP_H
|
| 3 |
|
|
|
| 4 |
|
|
/*=============================================================================
|
| 5 |
|
|
//
|
| 6 |
|
|
// hal_platform_setup.h
|
| 7 |
|
|
//
|
| 8 |
|
|
// Platform specific support for HAL (assembly code)
|
| 9 |
|
|
//
|
| 10 |
|
|
//=============================================================================
|
| 11 |
|
|
//####ECOSGPLCOPYRIGHTBEGIN####
|
| 12 |
|
|
// -------------------------------------------
|
| 13 |
|
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
| 14 |
|
|
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
|
| 15 |
|
|
//
|
| 16 |
|
|
// eCos is free software; you can redistribute it and/or modify it under
|
| 17 |
|
|
// the terms of the GNU General Public License as published by the Free
|
| 18 |
|
|
// Software Foundation; either version 2 or (at your option) any later version.
|
| 19 |
|
|
//
|
| 20 |
|
|
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
|
| 21 |
|
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
| 22 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
| 23 |
|
|
// for more details.
|
| 24 |
|
|
//
|
| 25 |
|
|
// You should have received a copy of the GNU General Public License along
|
| 26 |
|
|
// with eCos; if not, write to the Free Software Foundation, Inc.,
|
| 27 |
|
|
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
|
| 28 |
|
|
//
|
| 29 |
|
|
// As a special exception, if other files instantiate templates or use macros
|
| 30 |
|
|
// or inline functions from this file, or you compile this file and link it
|
| 31 |
|
|
// with other works to produce a work based on this file, this file does not
|
| 32 |
|
|
// by itself cause the resulting work to be covered by the GNU General Public
|
| 33 |
|
|
// License. However the source code for this file must still be made available
|
| 34 |
|
|
// in accordance with section (3) of the GNU General Public License.
|
| 35 |
|
|
//
|
| 36 |
|
|
// This exception does not invalidate any other reasons why a work based on
|
| 37 |
|
|
// this file might be covered by the GNU General Public License.
|
| 38 |
|
|
//
|
| 39 |
|
|
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
|
| 40 |
|
|
// at http://sources.redhat.com/ecos/ecos-license/
|
| 41 |
|
|
// -------------------------------------------
|
| 42 |
|
|
//####ECOSGPLCOPYRIGHTEND####
|
| 43 |
|
|
//=============================================================================
|
| 44 |
|
|
//#####DESCRIPTIONBEGIN####
|
| 45 |
|
|
//
|
| 46 |
|
|
// Author(s): gthomas
|
| 47 |
|
|
// Contributors: gthomas
|
| 48 |
|
|
// Date: 1999-04-13
|
| 49 |
|
|
// Purpose: ARM/AEB-1 platform specific support routines
|
| 50 |
|
|
// Description:
|
| 51 |
|
|
// Usage: #include <cyg/hal/hal_platform_setup.h>
|
| 52 |
|
|
//
|
| 53 |
|
|
//####DESCRIPTIONEND####
|
| 54 |
|
|
//
|
| 55 |
|
|
//===========================================================================*/
|
| 56 |
|
|
|
| 57 |
|
|
// From <cyg/hal/hal_cache.h> Need to make that file assembly safe.
|
| 58 |
|
|
#define CYG_DEVICE_CCR 0xFFFFA400
|
| 59 |
|
|
#define CCR_I 0x08 // Invalidate mode
|
| 60 |
|
|
|
| 61 |
|
|
#if CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE==4096
|
| 62 |
|
|
// Override default to a more sensible value
|
| 63 |
|
|
#undef CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE
|
| 64 |
|
|
#define CYGNUM_HAL_COMMON_INTERRUPTS_STACK_SIZE 2048
|
| 65 |
|
|
#endif
|
| 66 |
|
|
|
| 67 |
|
|
#ifdef CYGHWR_HAL_ARM_AEB_REVISION_C
|
| 68 |
|
|
// AEB rev C has 256kB of memory. Cache is working (set cachable)
|
| 69 |
|
|
#define AEB_SRAM .long 0xFFFFA008,0x00008000,0x00048000,0x00007c04
|
| 70 |
|
|
#define AEB_BAD .long 0xFFFFA00C,0x00048000,0x01000000,0x00000000
|
| 71 |
|
|
#define AEB_CACHE .long 0xFFFFA010,0x60000000,0x61000000,0x00007801
|
| 72 |
|
|
#else
|
| 73 |
|
|
// AEB rev B has 128kB of memory. Cache is broken (clear cachable)
|
| 74 |
|
|
#define AEB_SRAM .long 0xFFFFA008,0x00008000,0x00028000,0x00007804
|
| 75 |
|
|
#define AEB_BAD .long 0xFFFFA00C,0x00028000,0x01000000,0x00000000
|
| 76 |
|
|
#define AEB_CACHE .long 0xFFFFA010,0x60000000,0x61000000,0x00007801
|
| 77 |
|
|
#endif
|
| 78 |
|
|
|
| 79 |
|
|
#ifdef CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
|
| 80 |
|
|
#define PLATFORM_SETUP1 \
|
| 81 |
|
|
ldr r1,=CYG_DEVICE_CCR ;\
|
| 82 |
|
|
mov r2,#CCR_I ;\
|
| 83 |
|
|
strb r2,[r1,#0] /* invalidate... */ ;\
|
| 84 |
|
|
mov r2,#0 ;\
|
| 85 |
|
|
strb r2,[r1,#0] /* and disable the cache. */ ;\
|
| 86 |
|
|
ldr r1,=segment_register_setups ;\
|
| 87 |
|
|
10: ldr r2,[r1,#0] /* segment address */ ;\
|
| 88 |
|
|
cmp r2,#0 ;\
|
| 89 |
|
|
beq 20f ;\
|
| 90 |
|
|
ldr r3,[r1,#4] /* segment start */ ;\
|
| 91 |
|
|
str r3,[r2,#0x00] ;\
|
| 92 |
|
|
ldr r3,[r1,#8] /* segment end */ ;\
|
| 93 |
|
|
str r3,[r2,#0x20] ;\
|
| 94 |
|
|
ldr r3,[r1,#12] /* segment flags */ ;\
|
| 95 |
|
|
str r3,[r2,#0x40] ;\
|
| 96 |
|
|
add r1,r1,#16 /* next segment */ ;\
|
| 97 |
|
|
b 10b ;\
|
| 98 |
|
|
segment_register_setups: ;\
|
| 99 |
|
|
AEB_SRAM /* segment 2 */ ;\
|
| 100 |
|
|
AEB_BAD /* segment 3 */ ;\
|
| 101 |
|
|
AEB_CACHE /* segment 1 */ ;\
|
| 102 |
|
|
.long 0 ;\
|
| 103 |
|
|
20:
|
| 104 |
|
|
#else
|
| 105 |
|
|
#define PLATFORM_SETUP1
|
| 106 |
|
|
#endif
|
| 107 |
|
|
|
| 108 |
|
|
/*---------------------------------------------------------------------------*/
|
| 109 |
|
|
/* end of hal_platform_setup.h */
|
| 110 |
|
|
#endif /* CYGONCE_HAL_PLATFORM_SETUP_H */
|
