OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [arch/] [v2_0/] [src/] [hal_mk_defs.c] - Blame information for rev 307

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
/*==========================================================================
2
//
3
//      hal_mk_defs.c
4
//
5
//      HAL (architecture) "make defs" program
6
//
7
//==========================================================================
8
//####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later version.
16
//
17
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
// for more details.
21
//
22
// You should have received a copy of the GNU General Public License along
23
// with eCos; if not, write to the Free Software Foundation, Inc.,
24
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
//
26
// As a special exception, if other files instantiate templates or use macros
27
// or inline functions from this file, or you compile this file and link it
28
// with other works to produce a work based on this file, this file does not
29
// by itself cause the resulting work to be covered by the GNU General Public
30
// License. However the source code for this file must still be made available
31
// in accordance with section (3) of the GNU General Public License.
32
//
33
// This exception does not invalidate any other reasons why a work based on
34
// this file might be covered by the GNU General Public License.
35
//
36
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
// at http://sources.redhat.com/ecos/ecos-license/
38
// -------------------------------------------
39
//####ECOSGPLCOPYRIGHTEND####
40
//==========================================================================
41
//#####DESCRIPTIONBEGIN####
42
//
43
// Author(s):    gthomas
44
// Contributors: gthomas
45
// Date:         1999-02-20
46
// Purpose:      ARM architecture dependent definition generator
47
// Description:  This file contains code that can be compiled by the target
48
//               compiler and used to generate machine specific definitions
49
//               suitable for use in assembly code.
50
//
51
//####DESCRIPTIONEND####
52
//
53
//========================================================================*/
54
 
55
#include <pkgconf/hal.h>
56
 
57
#include <cyg/hal/hal_arch.h>           // HAL header
58
#include <cyg/hal/hal_intr.h>           // HAL header
59
#ifdef CYGPKG_KERNEL
60
# include <pkgconf/kernel.h>
61
# include <cyg/kernel/instrmnt.h>
62
#endif
63
#include <cyg/hal/hal_if.h>
64
 
65
/*
66
 * This program is used to generate definitions needed by
67
 * assembly language modules.
68
 *
69
 * This technique was first used in the OSF Mach kernel code:
70
 * generate asm statements containing #defines,
71
 * compile this file to assembler, and then extract the
72
 * #defines from the assembly-language output.
73
 */
74
 
75
#define DEFINE(sym, val) \
76
        asm volatile("\n\t.equ\t" #sym ",%0" : : "i" (val))
77
 
78
int
79
main(void)
80
{
81
    DEFINE(armreg_r0, offsetof(HAL_SavedRegisters, d[HAL_THREAD_CONTEXT_R0]));
82
    DEFINE(armreg_r4, offsetof(HAL_SavedRegisters, d[HAL_THREAD_CONTEXT_R4]));
83
    DEFINE(armreg_r8, offsetof(HAL_SavedRegisters, d[HAL_THREAD_CONTEXT_R8]));
84
    DEFINE(armreg_r9, offsetof(HAL_SavedRegisters, d[HAL_THREAD_CONTEXT_R9]));
85
    DEFINE(armreg_r10, offsetof(HAL_SavedRegisters, d[HAL_THREAD_CONTEXT_R10]));
86
    DEFINE(armreg_sp, offsetof(HAL_SavedRegisters, sp));
87
    DEFINE(armreg_fp, offsetof(HAL_SavedRegisters, fp));
88
    DEFINE(armreg_ip, offsetof(HAL_SavedRegisters, ip));
89
    DEFINE(armreg_lr, offsetof(HAL_SavedRegisters, lr));
90
    DEFINE(armreg_pc, offsetof(HAL_SavedRegisters, pc));
91
    DEFINE(armreg_cpsr, offsetof(HAL_SavedRegisters, cpsr));
92
    DEFINE(armreg_vector, offsetof(HAL_SavedRegisters, vector));
93
    DEFINE(armreg_svclr, offsetof(HAL_SavedRegisters, svc_lr));
94
    DEFINE(armreg_svcsp, offsetof(HAL_SavedRegisters, svc_sp));
95
    DEFINE(ARMREG_SIZE, sizeof(HAL_SavedRegisters));
96
    DEFINE(CYGNUM_HAL_ISR_COUNT, CYGNUM_HAL_ISR_COUNT);
97
    DEFINE(CYGNUM_HAL_VSR_COUNT, CYGNUM_HAL_VSR_COUNT);
98
    DEFINE(CYGNUM_HAL_EXCEPTION_ILLEGAL_INSTRUCTION,
99
           CYGNUM_HAL_EXCEPTION_ILLEGAL_INSTRUCTION);
100
    DEFINE(CYGNUM_HAL_EXCEPTION_INTERRUPT, CYGNUM_HAL_EXCEPTION_INTERRUPT);
101
    DEFINE(CYGNUM_HAL_EXCEPTION_CODE_ACCESS,
102
           CYGNUM_HAL_EXCEPTION_CODE_ACCESS);
103
    DEFINE(CYGNUM_HAL_EXCEPTION_DATA_ACCESS,
104
           CYGNUM_HAL_EXCEPTION_DATA_ACCESS);
105
    DEFINE(CYGNUM_HAL_VECTOR_IRQ, CYGNUM_HAL_VECTOR_IRQ);
106
#ifdef CYGPKG_KERNEL
107
    DEFINE(RAISE_INTR, CYG_INSTRUMENT_CLASS_INTR|CYG_INSTRUMENT_EVENT_INTR_RAISE);
108
#endif
109
    DEFINE(CPSR_IRQ_DISABLE, CPSR_IRQ_DISABLE);
110
    DEFINE(CPSR_FIQ_DISABLE, CPSR_FIQ_DISABLE);
111
    DEFINE(CPSR_THUMB_ENABLE, CPSR_THUMB_ENABLE);
112
    DEFINE(CPSR_IRQ_MODE, CPSR_IRQ_MODE);
113
    DEFINE(CPSR_FIQ_MODE, CPSR_FIQ_MODE);
114
    DEFINE(CPSR_SUPERVISOR_MODE, CPSR_SUPERVISOR_MODE);
115
    DEFINE(CPSR_UNDEF_MODE, CPSR_UNDEF_MODE);
116
    DEFINE(CPSR_MODE_BITS, CPSR_MODE_BITS);
117
    DEFINE(CPSR_INITIAL, CPSR_INITIAL);
118
    DEFINE(CPSR_THREAD_INITIAL, CPSR_THREAD_INITIAL);
119
#if defined(CYGSEM_HAL_VIRTUAL_VECTOR_SUPPORT)
120
    DEFINE(CYGNUM_CALL_IF_TABLE_SIZE, CYGNUM_CALL_IF_TABLE_SIZE);
121
#endif
122
    DEFINE(CYGNUM_HAL_INTERRUPT_NONE, CYGNUM_HAL_INTERRUPT_NONE);
123
 
124
    return 0;
125
}
126
 
127
 
128
/*------------------------------------------------------------------------*/
129
// EOF hal_mk_defs.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.