OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [arm9/] [aaed2000/] [v2_0/] [cdl/] [hal_arm_arm9_aaed2000.cdl] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
# ====================================================================
2
#
3
#      hal_arm_arm9_aaed2000.cdl
4
#
5
#      Agilent AAED2000 platform HAL package configuration data
6
#
7
# ====================================================================
8
#####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later version.
16
##
17
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
## for more details.
21
##
22
## You should have received a copy of the GNU General Public License along
23
## with eCos; if not, write to the Free Software Foundation, Inc.,
24
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
##
26
## As a special exception, if other files instantiate templates or use macros
27
## or inline functions from this file, or you compile this file and link it
28
## with other works to produce a work based on this file, this file does not
29
## by itself cause the resulting work to be covered by the GNU General Public
30
## License. However the source code for this file must still be made available
31
## in accordance with section (3) of the GNU General Public License.
32
##
33
## This exception does not invalidate any other reasons why a work based on
34
## this file might be covered by the GNU General Public License.
35
##
36
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
## at http://sources.redhat.com/ecos/ecos-license/
38
## -------------------------------------------
39
#####ECOSGPLCOPYRIGHTEND####
40
# ====================================================================
41
######DESCRIPTIONBEGIN####
42
#
43
# Author(s):      gthomas
44
# Original data:  gthomas
45
# Contributors:
46
# Date:           2001-10-27
47
#
48
#####DESCRIPTIONEND####
49
#
50
# ====================================================================
51
cdl_package CYGPKG_HAL_ARM_ARM9_AAED2000 {
52
    display       "Agilent Aaed2000 evaluation board"
53
    parent        CYGPKG_HAL_ARM_ARM9
54
    requires      CYGPKG_HAL_ARM_ARM9_ARM920T
55
    hardware
56
    include_dir   cyg/hal
57
    define_header hal_arm_arm9_aaed2000.h
58
    description   "
59
        This HAL platform package provides generic
60
        support for the Agilent based board, known as 'aaed2000'."
61
 
62
    compile       aaed2000_misc.c hal_diag.c kbd_drvr.c
63
 
64
    implements    CYGINT_HAL_DEBUG_GDB_STUBS
65
    implements    CYGINT_HAL_DEBUG_GDB_STUBS_BREAK
66
    implements    CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT
67
    implements    CYGINT_HAL_PLF_IF_INIT
68
 
69
 
70
    define_proc {
71
        puts $::cdl_system_header "#define CYGBLD_HAL_TARGET_H   "
72
        puts $::cdl_system_header "#define CYGBLD_HAL_VARIANT_H  "
73
        puts $::cdl_system_header "#define CYGBLD_HAL_PLATFORM_H "
74
 
75
        puts $::cdl_header "#define HAL_PLATFORM_CPU    \"ARM9\""
76
        puts $::cdl_header "#define HAL_PLATFORM_BOARD  \"AAED2000 system\""
77
        puts $::cdl_header "#define HAL_PLATFORM_EXTRA  \"\[\" __Xstr(CYGHWR_REDBOOT_BOOTMONITOR) \"\]\" "
78
        puts $::cdl_header "#define HAL_PLATFORM_MACHINE_TYPE  106"
79
    }
80
 
81
    cdl_component CYG_HAL_STARTUP {
82
        display       "Startup type"
83
        flavor        data
84
        default_value {"RAM"}
85
        legal_values  {"RAM" "ROM" "ROMRAM" }
86
        no_define
87
        define -file system.h CYG_HAL_STARTUP
88
        description   "
89
           When targetting the Aaed2000 eval board it is possible to build
90
           the system for either RAM bootstrap or ROM bootstrap(s). Select
91
           'ram' when building programs to load into RAM using eCos GDB
92
           stubs.  Select 'rom' when building a stand-alone application
93
           which will be put into ROM, or for the special case of
94
           building the eCos GDB stubs themselves."
95
    }
96
 
97
    cdl_component CYGNUM_HAL_ARM_AAED2000_CLOCK {
98
        display       "Board (CPU and bus) speed"
99
        flavor data
100
        legal_values  {"150/75MHz" "166/83MHz"}
101
        default_value {"150/75MHz"}
102
        description   "
103
            This option controls the CPU and bus frequencies. It
104
            does so by presetting the PLL details when one of the
105
            frequency combinations are selected. It's also possible
106
            to customize the PLL values by selecting 'Custom'
107
            and adjusting the options accordingly. See the 'Clock and Control'
108
            section of the CPU manual for further information."
109
 
110
        # Note: there are options for these settings, even though they
111
        # are compute. That's because I initially thought the cpu/bus
112
        # speed could be calculated properly - for now they are also
113
        # just set as a result of the _CLOCK choice.
114
        # See table 5-7 in the manual for the setting of these parameters.
115
        cdl_option CYGNUM_HAL_ARM_AAED2000_CLOCK_REF {
116
            display       "CPU clock reference clock (crystal)"
117
            flavor        data
118
            calculated    14745600
119
            description   "
120
                This is the CPU reference clock. It is 14.7456MHz and
121
                cannot be changed."
122
        }
123
 
124
        cdl_option CYGNUM_HAL_ARM_AAED2000_CLOCK_HCLKDIV {
125
            display       "CPU clock HCLKDIV"
126
            flavor        data
127
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ? 1 :
128
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ? 1 :
129
 
130
            description   "
131
                The HCLKDIV value."
132
        }
133
 
134
        cdl_option CYGNUM_HAL_ARM_AAED2000_CLOCK_PREDIV {
135
            display       "CPU clock PREDIV"
136
            flavor        data
137
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ? 12 :
138
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ? 18 :
139
 
140
            description   "
141
                The PREDIV value."
142
        }
143
 
144
        cdl_option CYGNUM_HAL_ARM_AAED2000_CLOCK_MAINDIV1 {
145
            display       "CPU clock MAINDIV1"
146
            flavor        data
147
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ? 13 :
148
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ? 13 :
149
 
150
            description   "
151
                The MAINDIV1 value."
152
        }
153
 
154
        cdl_option CYGNUM_HAL_ARM_AAED2000_CLOCK_MAINDIV2 {
155
            display       "CPU clock MAINDIV2"
156
            flavor        data
157
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ? 17 :
158
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ? 28 :
159
 
160
            description   "
161
                The MAINDIV2 value."
162
        }
163
 
164
        cdl_option CYGNUM_HAL_ARM_AAED2000_CLOCK_PCLKDIV {
165
            display       "CPU clock PCLKDIV"
166
            flavor        data
167
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ? 1 :
168
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ? 1 :
169
 
170
            description   "
171
                The PCLKDIV value."
172
        }
173
 
174
        cdl_option CYGNUM_HAL_ARM_AAED2000_CLOCK_PS {
175
            display       "CPU clock PS"
176
            flavor        data
177
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ? 1 :
178
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ? 1 :
179
 
180
            description   "
181
                The PCLKDIV value."
182
        }
183
 
184
 
185
        cdl_option CYGNUM_HAL_ARM_AAED2000_CPU_CLOCK {
186
            display       "CPU speed"
187
            flavor        data
188
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ? 150890000 :
189
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ? 165888000 :
190
 
191
            description   "
192
            This is the actual CPU operating frequency."
193
        }
194
 
195
        cdl_option CYGNUM_HAL_ARM_AAED2000_BUS_CLOCK {
196
            display       "Bus speed"
197
            flavor        data
198
            calculated    { CYGNUM_HAL_ARM_AAED2000_CLOCK == "150/75MHz" ?  75445000 :
199
                            CYGNUM_HAL_ARM_AAED2000_CLOCK == "166/83MHz" ?  82944000 :
200
 
201
            description   "
202
            This is the actual bus operating frequency."
203
        }
204
    }
205
 
206
 
207
    # Real-time clock/counter specifics
208
    cdl_component CYGNUM_HAL_RTC_CONSTANTS {
209
        display       "Real-time clock constants"
210
        flavor        none
211
        no_define
212
 
213
        cdl_option CYGNUM_HAL_RTC_NUMERATOR {
214
            display       "Real-time clock numerator"
215
            flavor        data
216
            calculated    1000000000
217
        }
218
        cdl_option CYGNUM_HAL_RTC_DENOMINATOR {
219
            display       "Real-time clock denominator"
220
            flavor        data
221
            calculated    100
222
        }
223
        # The timer used runs at 508kHz
224
        cdl_option CYGNUM_HAL_RTC_PERIOD {
225
            display       "Real-time clock period"
226
            flavor        data
227
            calculated    ((508000/CYGNUM_HAL_RTC_DENOMINATOR)-1)
228
        }
229
    }
230
 
231
    cdl_component CYGSEM_AAED2000_LCD_SUPPORT {
232
        display        "Support LCD"
233
        flavor         bool
234
        default_value  1
235
        compile        lcd_support.c
236
        description    "
237
          Enabling this option will enable the use the LCD as a
238
          simple framebuffer, suitable for use with a windowing
239
          package."
240
 
241
        cdl_option  CYGSEM_AAED2000_LCD_PORTRAIT_MODE {
242
            display       "LCD portrait mode"
243
            flavor        bool
244
            default_value 0
245
            description   "
246
                Setting this option will orient the data on the LCD screen
247
                in portrait (480x640) mode."
248
        }
249
 
250
        cdl_component CYGSEM_AAED2000_LCD_COMM {
251
            display        "Support LCD/keyboard for comminication channel"
252
            active_if      CYGPKG_REDBOOT
253
            flavor         bool
254
            default_value  1
255
            description    "
256
              Enabling this option will use the LCD and keyboard for a
257
              communications channel, suitable for RedBoot, etc."
258
 
259
            cdl_option  CYGOPT_AAED2000_LCD_COMM_LOGO {
260
                display       "RedHat logo location"
261
                flavor        booldata
262
                legal_values  { "TOP" "BOTTOM" }
263
                default_value { "TOP" }
264
                description   "
265
                    Use this option to control where the RedHat logo is placed
266
                    on the LCD screen."
267
            }
268
        }
269
    }
270
 
271
 
272
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD {
273
        display       "Diagnostic serial port baud rate"
274
        flavor        data
275
        legal_values  9600 19200 38400 57600 115200
276
        default_value 38400
277
        description   "
278
            This option selects the baud rate used for the diagnostic port.
279
            Note: this should match the value chosen for the GDB port if the
280
            diagnostic and GDB port are the same."
281
    }
282
 
283
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_BAUD {
284
        display       "GDB serial port baud rate"
285
        flavor        data
286
        legal_values  9600 19200 38400 57600 115200
287
        default_value 38400
288
        description   "
289
            This option selects the baud rate used for the diagnostic port.
290
            Note: this should match the value chosen for the GDB port if the
291
            diagnostic and GDB port are the same."
292
    }
293
 
294
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS {
295
        display      "Number of communication channels on the board"
296
        flavor       data
297
        calculated   1+CYGSEM_AAED2000_LCD_COMM
298
    }
299
 
300
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL {
301
        display          "Debug serial port"
302
        active_if        CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE
303
        flavor data
304
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
305
        default_value    0
306
        description      "
307
            The aaed2000 board has two serial ports. This option
308
            chooses which port will be used to connect to a host
309
            running GDB."
310
     }
311
 
312
     cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT {
313
         display      "Default console channel."
314
         flavor       data
315
         legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
316
         calculated   0
317
     }
318
 
319
     cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL {
320
         display          "Diagnostic serial port"
321
         active_if        CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE
322
         flavor data
323
         legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
324
         default_value    CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT
325
         description      "
326
            The aaed2000 board has two serial ports.  This option
327
            chooses which port will be used for diagnostic output."
328
     }
329
 
330
    cdl_component CYGBLD_GLOBAL_OPTIONS {
331
        display "Global build options"
332
        flavor  none
333
        no_define
334
        description   "
335
            Global build options including control over
336
            compiler flags, linker flags and choice of toolchain."
337
 
338
 
339
        parent  CYGPKG_NONE
340
 
341
        cdl_option CYGBLD_GLOBAL_COMMAND_PREFIX {
342
            display "Global command prefix"
343
            flavor  data
344
            no_define
345
            default_value { "arm-elf" }
346
            description "
347
                This option specifies the command prefix used when
348
                invoking the build tools."
349
        }
350
 
351
        cdl_option CYGBLD_GLOBAL_CFLAGS {
352
            display "Global compiler flags"
353
            flavor  data
354
            no_define
355
            default_value { "-mcpu=arm9 -Wall -Wpointer-arith -Wstrict-prototypes -Winline -Wundef -Woverloaded-virtual -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions -fvtable-gc -finit-priority" }
356
            description   "
357
                This option controls the global compiler flags which are used to
358
                compile all packages by default. Individual packages may define
359
                options which override these global flags."
360
        }
361
 
362
        cdl_option CYGBLD_GLOBAL_LDFLAGS {
363
            display "Global linker flags"
364
            flavor  data
365
            no_define
366
            default_value { "-Wl,--gc-sections -Wl,-static -g -O2 -nostdlib" }
367
            description   "
368
                This option controls the global linker flags. Individual
369
                packages may define options which override these global flags."
370
        }
371
 
372
        cdl_option CYGBLD_BUILD_GDB_STUBS {
373
            display "Build GDB stub ROM image"
374
            default_value 0
375
            requires { CYG_HAL_STARTUP == "ROM" }
376
            requires CYGSEM_HAL_ROM_MONITOR
377
            requires CYGBLD_BUILD_COMMON_GDB_STUBS
378
            requires CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
379
            requires CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT
380
            requires CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT
381
            requires ! CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT
382
            requires ! CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM
383
            no_define
384
            description "
385
                This option enables the building of the GDB stubs for the
386
                board. The common HAL controls takes care of most of the
387
                build process, but the final conversion from ELF image to
388
                binary data is handled by the platform CDL, allowing
389
                relocation of the data if necessary."
390
 
391
            make -priority 320 {
392
                /bin/gdb_module.srec : /bin/gdb_module.img
393
                $(OBJCOPY) --remove-section=.fixed_vectors $< gdb_module.tmp
394
                $(OBJCOPY) -O srec --change-address 0x10000000 gdb_module.tmp $@
395
            }
396
        }
397
    }
398
 
399
    cdl_component CYGPKG_HAL_ARM_ARM9_AAED2000_OPTIONS {
400
        display "ARM9/AAED2000 build options"
401
        flavor  none
402
        no_define
403
        description   "
404
            Package specific build options including control over
405
            compiler flags used only in building this package,
406
            and details of which tests are built."
407
 
408
 
409
        cdl_option CYGPKG_HAL_ARM_ARM9_AAED2000_CFLAGS_ADD {
410
            display "Additional compiler flags"
411
            flavor  data
412
            no_define
413
            default_value { "" }
414
            description   "
415
                This option modifies the set of compiler flags for
416
                building the ARM9 AAED2000 HAL. These flags are used in addition
417
                to the set of global flags."
418
        }
419
 
420
        cdl_option CYGPKG_HAL_ARM_ARM9_AAED2000_CFLAGS_REMOVE {
421
            display "Suppressed compiler flags"
422
            flavor  data
423
            no_define
424
            default_value { "" }
425
            description   "
426
                This option modifies the set of compiler flags for
427
                building the ARM9 AAED2000 HAL. These flags are removed from
428
                the set of global flags if present."
429
        }
430
 
431
        cdl_option CYGPKG_HAL_ARM_ARM9_AAED2000_TESTS {
432
            display "ARM9/AAED2000 tests"
433
            flavor  data
434
            no_define
435
            calculated { "" }
436
            description   "
437
                This option specifies the set of tests for the ARM9 Aaed2000 HAL."
438
        }
439
    }
440
 
441
    cdl_component CYGHWR_MEMORY_LAYOUT {
442
        display "Memory layout"
443
        flavor data
444
        no_define
445
        calculated { CYG_HAL_STARTUP == "RAM" ? "arm_arm9_aaed2000_ram" : \
446
                     CYG_HAL_STARTUP == "ROM" ? "arm_arm9_aaed2000_rom" : \
447
                                                "arm_arm9_aaed2000_romram" }
448
 
449
        cdl_option CYGHWR_MEMORY_LAYOUT_LDI {
450
            display "Memory layout linker script fragment"
451
            flavor data
452
            no_define
453
            define -file system.h CYGHWR_MEMORY_LAYOUT_LDI
454
            calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
455
                         CYG_HAL_STARTUP == "ROM" ? "" : \
456
                                                    "" }
457
        }
458
 
459
        cdl_option CYGHWR_MEMORY_LAYOUT_H {
460
            display "Memory layout header file"
461
            flavor data
462
            no_define
463
            define -file system.h CYGHWR_MEMORY_LAYOUT_H
464
            calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
465
                         CYG_HAL_STARTUP == "ROM" ? "" : \
466
                                                    "" }
467
        }
468
    }
469
 
470
    cdl_option CYGSEM_HAL_ROM_MONITOR {
471
        display       "Behave as a ROM monitor"
472
        flavor        bool
473
        default_value 0
474
        parent        CYGPKG_HAL_ROM_MONITOR
475
        requires      { CYG_HAL_STARTUP == "ROM" || CYG_HAL_STARTUP == "ROMRAM" }
476
        description   "
477
            Enable this option if this program is to be used as a ROM monitor,
478
            i.e. applications will be loaded into RAM on the board, and this
479
            ROM monitor may process exceptions or interrupts generated from the
480
            application. This enables features such as utilizing a separate
481
            interrupt stack when exceptions are generated."
482
    }
483
 
484
    cdl_option CYGSEM_HAL_USE_ROM_MONITOR {
485
         display       "Work with a ROM monitor"
486
         flavor        booldata
487
         legal_values  { "Generic" "GDB_stubs" }
488
         default_value { CYG_HAL_STARTUP == "RAM" ? "GDB_stubs" : 0 }
489
         parent        CYGPKG_HAL_ROM_MONITOR
490
         requires      { CYG_HAL_STARTUP == "RAM" }
491
         description   "
492
             Support can be enabled for different varieties of ROM monitor.
493
             This support changes various eCos semantics such as the encoding
494
             of diagnostic output, or the overriding of hardware interrupt
495
             vectors.
496
             Firstly there is \"Generic\" support which prevents the HAL
497
             from overriding the hardware vectors that it does not use, to
498
             instead allow an installed ROM monitor to handle them. This is
499
             the most basic support which is likely to be common to most
500
             implementations of ROM monitor.
501
             \"GDB_stubs\" provides support when GDB stubs are included in
502
             the ROM monitor or boot ROM."
503
     }
504
 
505
    cdl_component CYGPKG_REDBOOT_HAL_OPTIONS {
506
        display       "Redboot HAL options"
507
        flavor        none
508
        no_define
509
        parent        CYGPKG_REDBOOT
510
        active_if     CYGPKG_REDBOOT
511
        description   "
512
            This option lists the target's requirements for a valid Redboot
513
            configuration."
514
 
515
        # The backup image is not needed, since ROMRAM is the normal
516
        # RedBoot startup type.
517
        requires {!CYGPKG_REDBOOT_FLASH || CYGOPT_REDBOOT_FIS_REDBOOT_BACKUP == 0}
518
 
519
        # RedBoot details
520
        requires { CYGPKG_REDBOOT_ARM_LINUX_EXEC }
521
        requires { CYGHWR_REDBOOT_ARM_LINUX_EXEC_ADDRESS_DEFAULT == 0xf0008000 }
522
        define_proc {
523
            puts $::cdl_header "#define CYGHWR_REDBOOT_ARM_TRAMPOLINE_ADDRESS 0x00001f00"
524
        }
525
 
526
        cdl_option CYGHWR_REDBOOT_BOOTMONITOR {
527
            display       "Controls where RedBoot is in the boot chain"
528
            default_value {"Primary"}
529
            legal_values  {"Primary"}
530
            flavor        data
531
            active_if     CYGPKG_REDBOOT_FLASH
532
            description   "
533
                This option selects whether RedBoot sits in the boot chain.
534
                Presently it's only supported as the primary booter."
535
 
536
        }
537
        cdl_option CYGBLD_BUILD_REDBOOT_BIN {
538
            display       "Build Redboot ROM binary image"
539
            active_if     CYGBLD_BUILD_REDBOOT
540
            default_value 1
541
            no_define
542
            description "This option enables the conversion of the Redboot ELF
543
                         image to the various relocated SREC images needed
544
                         for flash updating."
545
 
546
            make -priority 325 {
547
                /bin/redboot.bin : /bin/redboot.elf
548
                $(OBJCOPY) --strip-debug $< $(@:.bin=.img)
549
                $(OBJCOPY) -O srec $< $(@:.bin=.srec)
550
                $(OBJCOPY) -O binary $< $@
551
            }
552
        }
553
    }
554
 
555
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.