OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [ebsa285/] [v2_0/] [include/] [pkgconf/] [mlt_arm_ebsa285_rom.mlt] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
version 0
2
region ram 0 1000000 0 !
3
region rom 41000000 400000 1 !
4
section fixed_vectors 0 1 0 1 1 0 1 0 20 20 !
5
section data 0 1 1 1 1 1 0 0 8000 bss !
6
section bss 0 4 0 1 0 1 0 1 heap1 heap1 !
7
section heap1 0 8 0 0 0 0 0 0 !
8
section pci_window 100000 1 0 0 1 0 1 0 f00000 f00000 !This is the memory area that is dual-ported to devices onthe PCI bus.  Such devices can read and write this memory areaas their own.  Examples include the EBSA-285 Ethernet driver, which receives and transmits packets via this memory area.  It must be 1Mb aligned, so that the MMU initialization can arrange for it to be uncacheable.
9
section rom_vectors 0 1 0 1 1 1 1 1 41000000 41000000 text text !
10
section text 0 4 0 1 0 1 0 1 fini fini !
11
section fini 0 4 0 1 0 1 0 1 rodata rodata !
12
section rodata 0 4 0 1 0 1 0 1 rodata1 rodata1 !
13
section rodata1 0 4 0 1 0 1 0 1 fixup fixup !
14
section fixup 0 4 0 1 0 1 0 1 gcc_except_table gcc_except_table !
15
section gcc_except_table 0 4 0 1 0 0 0 1 data !

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.