OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [edb7xxx/] [v2_0/] [include/] [hal_platform_ints.h] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_PLATFORM_INTS_H
2
#define CYGONCE_HAL_PLATFORM_INTS_H
3
//==========================================================================
4
//
5
//      hal_platform_ints.h
6
//
7
//      HAL Interrupt and clock support
8
//
9
//==========================================================================
10
//####ECOSGPLCOPYRIGHTBEGIN####
11
// -------------------------------------------
12
// This file is part of eCos, the Embedded Configurable Operating System.
13
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
14
//
15
// eCos is free software; you can redistribute it and/or modify it under
16
// the terms of the GNU General Public License as published by the Free
17
// Software Foundation; either version 2 or (at your option) any later version.
18
//
19
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
20
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
21
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
22
// for more details.
23
//
24
// You should have received a copy of the GNU General Public License along
25
// with eCos; if not, write to the Free Software Foundation, Inc.,
26
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
27
//
28
// As a special exception, if other files instantiate templates or use macros
29
// or inline functions from this file, or you compile this file and link it
30
// with other works to produce a work based on this file, this file does not
31
// by itself cause the resulting work to be covered by the GNU General Public
32
// License. However the source code for this file must still be made available
33
// in accordance with section (3) of the GNU General Public License.
34
//
35
// This exception does not invalidate any other reasons why a work based on
36
// this file might be covered by the GNU General Public License.
37
//
38
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
39
// at http://sources.redhat.com/ecos/ecos-license/
40
// -------------------------------------------
41
//####ECOSGPLCOPYRIGHTEND####
42
//==========================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):    gthomas
46
// Contributors: gthomas
47
// Date:         1999-04-21
48
// Purpose:      Define Interrupt support
49
// Description:  The interrupt details for the CL7xxx are defined here.
50
// Usage:
51
//               #include <cyg/hal/hal_platform_ints.h>
52
//               ...
53
//              
54
//
55
//####DESCRIPTIONEND####
56
//
57
//==========================================================================
58
 
59
#define CYGNUM_HAL_INTERRUPT_unused     0
60
#define CYGNUM_HAL_INTERRUPT_EXTFIQ     1
61
#define CYGNUM_HAL_INTERRUPT_BLINT      2
62
#define CYGNUM_HAL_INTERRUPT_WEINT      3
63
#define CYGNUM_HAL_INTERRUPT_MCINT      4
64
#define CYGNUM_HAL_INTERRUPT_CSINT      5
65
#define CYGNUM_HAL_INTERRUPT_EINT1      6    
66
#define CYGNUM_HAL_INTERRUPT_EINT2      7
67
#define CYGNUM_HAL_INTERRUPT_EINT3      8
68
#define CYGNUM_HAL_INTERRUPT_TC1OI      9
69
#define CYGNUM_HAL_INTERRUPT_TC2OI      10
70
#define CYGNUM_HAL_INTERRUPT_RTCMI      11
71
#define CYGNUM_HAL_INTERRUPT_TINT       12
72
#define CYGNUM_HAL_INTERRUPT_UTXINT1    13
73
#define CYGNUM_HAL_INTERRUPT_URXINT1    14
74
#define CYGNUM_HAL_INTERRUPT_UMSINT     15
75
#define CYGNUM_HAL_INTERRUPT_SSEOTI     16
76
#define CYGNUM_HAL_INTERRUPT_KBDINT     17
77
#define CYGNUM_HAL_INTERRUPT_SS2RX      18
78
#define CYGNUM_HAL_INTERRUPT_SS2TX      19
79
#define CYGNUM_HAL_INTERRUPT_UTXINT2    20
80
#define CYGNUM_HAL_INTERRUPT_URXINT2    21
81
#if defined(__EDB7211)
82
#define CYGNUM_HAL_INTERRUPT_MCPINT     22
83
#endif
84
#if defined(__EDB7209)
85
#define CYGNUM_HAL_INTERRUPT_I2SINT     22
86
#endif
87
#if defined(__EDB7312)
88
#define CYGNUM_HAL_INTERRUPT_DAIINT     22
89
#endif
90
 
91
#define CYGNUM_HAL_ISR_MIN              0
92
#if defined(__CL7111)
93
#define CYGNUM_HAL_ISR_MAX              21
94
#else
95
#define CYGNUM_HAL_ISR_MAX              22
96
#endif
97
#define CYGNUM_HAL_ISR_COUNT            (CYGNUM_HAL_ISR_MAX+1)
98
 
99
// The vector used by the Real time clock
100
#define CYGNUM_HAL_INTERRUPT_RTC        CYGNUM_HAL_INTERRUPT_TC2OI
101
 
102
 
103
 
104
//----------------------------------------------------------------------------
105
// Reset.
106
 
107
// Try and force the board into a reset state.  Since this hardware requires
108
// a "wakeup" signal, we can't just use a watchdog/reset approach.
109
externC void reset_platform(void);
110
#define HAL_PLATFORM_RESET() reset_platform()
111
 
112
#define HAL_PLATFORM_RESET_ENTRY 0xe0000000
113
 
114
#endif // CYGONCE_HAL_PLATFORM_INTS_H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.