OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [edb7xxx/] [v2_0/] [include/] [pkgconf/] [mlt_arm_edb7212_rom.mlt] - Blame information for rev 27

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback 
version 0
2 
region ram 0 fd7000 0 !
3 
region sram 60000000 9c00 0 !
4 
region rom e0000000 800000 1 !This is ROM bank 0, physical address 0x00000000.When running eCos, this space is remapped to 0xE0000000.
5 
section fixed_vectors 0 1 0 1 1 0 1 0 20 20 !
6 
section data 0 1 1 1 1 1 0 0 1000 bss !
7 
section bss 0 4 0 1 0 1 0 1 heap1 heap1 !
8 
section heap1 0 8 0 0 0 0 0 0 !
9 
section sram 0 1 0 1 1 0 1 0 60000000 60000000 !
10 
section rom_vectors 0 1 0 1 1 1 1 1 e0000000 e0000000 text text !
11 
section text 0 4 0 1 0 1 0 1 fini fini !
12 
section fini 0 4 0 1 0 1 0 1 rodata rodata !
13 
section rodata 0 4 0 1 0 1 0 1 rodata1 rodata1 !
14 
section rodata1 0 4 0 1 0 1 0 1 fixup fixup !
15 
section fixup 0 4 0 1 0 1 0 1 gcc_except_table gcc_except_table !
16 
section gcc_except_table 0 4 0 1 0 1 0 1 mmu_tables mmu_tables !
17 
section mmu_tables 0 4000 0 1 0 0 0 1 data !

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.