OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [integrator/] [v2_0/] [include/] [pkgconf/] [mlt_arm_integrator_ram.h] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
// eCos memory layout - Tue Feb 29 14:11:30 2000
2
 
3
// This is a generated file - do not edit
4
 
5
#include <cyg/infra/cyg_type.h>
6
#include <stddef.h>
7
 
8
#define CYGMEM_REGION_ram (0)
9
#define CYGMEM_REGION_ram_SIZE (0x01000000)
10
#define CYGMEM_REGION_ram_ATTR (CYGMEM_REGION_ATTR_R | CYGMEM_REGION_ATTR_W)
11
extern char CYG_LABEL_NAME (_reserved) [];
12
#ifndef __ASSEMBLER__
13
extern char CYG_LABEL_NAME (__heap1) [];
14
#endif
15
#define CYGMEM_SECTION_heap1 (CYG_LABEL_NAME (__heap1))
16
#define CYGMEM_SECTION_heap1_SIZE (0xf00000 - (size_t) CYG_LABEL_NAME (__heap1))
17
#ifndef __ASSEMBLER__
18
extern char CYG_LABEL_NAME (__pci_window) [];
19
#endif
20
#define CYGMEM_SECTION_pci_window (CYG_LABEL_NAME (__pci_window))
21
#define CYGMEM_SECTION_pci_window_SIZE (0x100000)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.