OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [integrator/] [v2_0/] [include/] [pkgconf/] [mlt_arm_integrator_romram.ldi] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
// eCos memory layout - Tue Feb 29 14:11:30 2000
2
 
3
// This is a generated file - do not edit
4
 
5
#include 
6
 
7
MEMORY
8
{
9
    ram : ORIGIN = 0, LENGTH = 0x01000000
10
}
11
 
12
SECTIONS
13
{
14
    SECTIONS_BEGIN
15
    SECTION_rom_vectors (ram, 0x00000000, LMA_EQ_VMA)
16
    SECTION_fixed_vectors (ram, 0x00000020, LMA_EQ_VMA)
17
    SECTION_RELOCS (ram, ALIGN (0x1), LMA_EQ_VMA)
18
    SECTION_text (ram, ALIGN (0x4), LMA_EQ_VMA)
19
    SECTION_fini (ram, ALIGN (0x4), LMA_EQ_VMA)
20
    SECTION_rodata (ram, ALIGN (0x4), LMA_EQ_VMA)
21
    SECTION_rodata1 (ram, ALIGN (0x4), LMA_EQ_VMA)
22
    SECTION_got (ram, ALIGN (0x4), LMA_EQ_VMA)
23
    SECTION_fixup (ram, ALIGN (0x4), LMA_EQ_VMA)
24
    SECTION_gcc_except_table (ram, ALIGN (0x4), LMA_EQ_VMA)
25
    SECTION_data (ram, ALIGN (0x4), LMA_EQ_VMA)
26
    SECTION_bss (ram, ALIGN (0x4), LMA_EQ_VMA)
27
    CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);
28
    CYG_LABEL_DEFN(__pci_window) = 0xf00000; . = CYG_LABEL_DEFN(__pci_window) + 0x100000;
29
    SECTIONS_END
30
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.