OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [sa11x0/] [brutus/] [v2_0/] [misc/] [redboot_RAM.ecm] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback 
cdl_savefile_version 1;
2 
cdl_savefile_command cdl_savefile_version {};
3 
cdl_savefile_command cdl_savefile_command {};
4 
cdl_savefile_command cdl_configuration { description hardware template package };
5 
cdl_savefile_command cdl_package { value_source user_value wizard_value inferred_value };
6 
cdl_savefile_command cdl_component { value_source user_value wizard_value inferred_value };
7 
cdl_savefile_command cdl_option { value_source user_value wizard_value inferred_value };
8 
cdl_savefile_command cdl_interface { value_source user_value wizard_value inferred_value };
9 
 
10 
cdl_configuration eCos {
11 
    description "" ;
12 
    hardware    brutus ;
13 
    template    redboot ;
14 
    package -hardware CYGPKG_HAL_ARM v2_0 ;
15 
    package -hardware CYGPKG_HAL_ARM_SA11X0 v2_0 ;
16 
    package -hardware CYGPKG_HAL_ARM_SA11X0_BRUTUS v2_0 ;
17 
    package -hardware CYGPKG_IO_SERIAL_ARM_SA11X0 v2_0 ;
18 
    package -template CYGPKG_HAL v2_0 ;
19 
    package -template CYGPKG_INFRA v2_0 ;
20 
    package -template CYGPKG_REDBOOT v2_0 ;
21 
};
22 
 
23 
cdl_option CYGBLD_BUILD_GDB_STUBS {
24 
    user_value 0
25 
};
26 
 
27 
cdl_option CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT {
28 
    user_value 0
29 
};
30 
 
31 
cdl_option CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM {
32 
    inferred_value 0
33 
};
34 
 
35 
cdl_option CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS {
36 
    inferred_value 1
37 
};
38 
 
39 
cdl_option CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT {
40 
    inferred_value 1
41 
};
42 
 
43 
cdl_option CYGDBG_HAL_DEBUG_GDB_CTRLC_SUPPORT {
44 
    inferred_value 0
45 
};
46 
 
47 
cdl_option CYGSEM_HAL_USE_ROM_MONITOR {
48 
    inferred_value 0 0
49 
};
50 
 
51 
cdl_component CYG_HAL_STARTUP {
52 
    user_value RAM
53 
};
54 
 
55 
cdl_option CYGBLD_BUILD_REDBOOT {
56 
    user_value 1
57 
};
58 
 
59 
cdl_option CYGSEM_REDBOOT_BSP_SYSCALLS {
60 
  inferred_value 1
61 
};

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.