OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [sa11x0/] [cerf/] [v2_0/] [cdl/] [hal_arm_sa11x0_cerf.cdl] - Blame information for rev 27

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
# ====================================================================
2
#
3
#      hal_arm_sa11x0_cerf.cdl
4
#
5
#      ARM SA1110/Cerf platform HAL package configuration data
6
#
7
# ====================================================================
8
#####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later version.
16
##
17
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
## for more details.
21
##
22
## You should have received a copy of the GNU General Public License along
23
## with eCos; if not, write to the Free Software Foundation, Inc.,
24
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
##
26
## As a special exception, if other files instantiate templates or use macros
27
## or inline functions from this file, or you compile this file and link it
28
## with other works to produce a work based on this file, this file does not
29
## by itself cause the resulting work to be covered by the GNU General Public
30
## License. However the source code for this file must still be made available
31
## in accordance with section (3) of the GNU General Public License.
32
##
33
## This exception does not invalidate any other reasons why a work based on
34
## this file might be covered by the GNU General Public License.
35
##
36
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
## at http://sources.redhat.com/ecos/ecos-license/
38
## -------------------------------------------
39
#####ECOSGPLCOPYRIGHTEND####
40
# ====================================================================
41
######DESCRIPTIONBEGIN####
42
#
43
# Author(s):      gthomas
44
# Original data:  gthomas
45
# Contributors:
46
# Date:           2000-05-08
47
#
48
#####DESCRIPTIONEND####
49
#
50
# ====================================================================
51
cdl_package CYGPKG_HAL_ARM_SA11X0_CERF {
52
    display       "ARM SA1110/Cerf evaluation board"
53
    parent        CYGPKG_HAL_ARM_SA11X0
54
    hardware
55
    include_dir   cyg/hal
56
    define_header hal_arm_sa11x0_cerf.h
57
    description   "
58
        This HAL platform package provides generic
59
        support for the Intel StrongARM SA1110 based evalation board,
60
        known as 'cerf'."
61
 
62
    compile       cerf_misc.c
63
 
64
    implements    CYGINT_HAL_DEBUG_GDB_STUBS
65
    implements    CYGINT_HAL_DEBUG_GDB_STUBS_BREAK
66
    implements    CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT
67
 
68
    implements    CYGHWR_HAL_ARM_SA11X0_UART1
69
    implements    CYGHWR_HAL_ARM_SA11X0_UART3
70
 
71
    define_proc {
72
        puts $::cdl_system_header "#define CYGBLD_HAL_TARGET_H   "
73
        puts $::cdl_system_header "#define CYGBLD_HAL_VARIANT_H  "
74
        puts $::cdl_system_header "#define CYGBLD_HAL_PLATFORM_H "
75
        puts $::cdl_header "#define HAL_PLATFORM_CPU    \"StrongARM 1110\""
76
        puts $::cdl_header "#define HAL_PLATFORM_BOARD  \"Intrinsyc CerfCube\""
77
        puts $::cdl_header "#define HAL_PLATFORM_EXTRA  \"\""
78
        puts $::cdl_header "#define HAL_PLATFORM_MACHINE_TYPE  31"
79
    }
80
 
81
    cdl_option CYGHWR_HAL_ARM_SA11X0_PROCESSOR_CLOCK_OVERRIDE_DEFAULT {
82
        display       "Processor clock rate"
83
        calculated    191700
84
        flavor        data
85
        description   "The Cerf is optimal at this speed.  Caution - selecting
86
           higher speeds may be unreliable."
87
    }
88
 
89
    cdl_component CYG_HAL_STARTUP {
90
        display       "Startup type"
91
        flavor        data
92
        default_value {"RAM"}
93
        legal_values  {"RAM" "ROM"}
94
        no_define
95
        define -file system.h CYG_HAL_STARTUP
96
        description   "
97
           When targetting the Cerf eval board it is possible to build
98
           the system for either RAM bootstrap or ROM bootstrap(s). Select
99
           'ram' when building programs to load into RAM using eCos GDB
100
           stubs.  Select 'rom' when building a stand-alone application
101
           which will be put into ROM, or for the special case of
102
           building the eCos GDB stubs themselves."
103
    }
104
 
105
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD {
106
        display       "Diagnostic serial port baud rate"
107
        flavor        data
108
        legal_values  9600 19200 38400 115200
109
        default_value 38400
110
        description   "
111
            This option selects the baud rate used for the diagnostic port.
112
            Note: this should match the value chosen for the GDB port if the
113
            diagnostic and GDB port are the same."
114
    }
115
 
116
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_BAUD {
117
        display       "GDB serial port baud rate"
118
        flavor        data
119
        legal_values  9600 19200 38400 115200
120
        default_value 38400
121
        description   "
122
            This option selects the baud rate used for the diagnostic port.
123
            Note: this should match the value chosen for the GDB port if the
124
            diagnostic and GDB port are the same."
125
    }
126
 
127
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS {
128
        display      "Number of communication channels on the board"
129
        flavor       data
130
        calculated   2
131
 
132
    }
133
 
134
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL {
135
        display          "Debug serial port"
136
        active_if        CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE
137
        flavor data
138
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
139
        default_value    0
140
        description      "
141
            The cerf board has 3 serial ports. This option
142
            chooses which port will be used to connect to a host
143
            running GDB."
144
     }
145
 
146
     cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT {
147
         display      "Default console channel."
148
         flavor       data
149
         legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
150
         calculated   0
151
     }
152
 
153
     cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL {
154
         display          "Diagnostic serial port"
155
         active_if        CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE
156
         flavor data
157
         legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
158
         default_value    CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT
159
         description      "
160
            The cerf board has 3 serial ports. This option
161
            chooses which port will be used for diagnostic output."
162
     }
163
 
164
    cdl_component CYGBLD_GLOBAL_OPTIONS {
165
        display "Global build options"
166
        flavor  none
167
        no_define
168
        description   "
169
            Global build options including control over
170
            compiler flags, linker flags and choice of toolchain."
171
 
172
 
173
        parent  CYGPKG_NONE
174
 
175
        cdl_option CYGBLD_GLOBAL_COMMAND_PREFIX {
176
            display "Global command prefix"
177
            flavor  data
178
            no_define
179
            default_value { "arm-elf" }
180
            description "
181
                This option specifies the command prefix used when
182
                invoking the build tools."
183
        }
184
 
185
        cdl_option CYGBLD_GLOBAL_CFLAGS {
186
            display "Global compiler flags"
187
            flavor  data
188
            no_define
189
            default_value { "-mcpu=strongarm1100 -Wall -Wpointer-arith -Wstrict-prototypes -Winline -Wundef -Woverloaded-virtual -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions -fvtable-gc -finit-priority" }
190
            description   "
191
                This option controls the global compiler flags which are used to
192
                compile all packages by default. Individual packages may define
193
                options which override these global flags."
194
        }
195
 
196
        cdl_option CYGBLD_GLOBAL_LDFLAGS {
197
            display "Global linker flags"
198
            flavor  data
199
            no_define
200
            default_value { "-Wl,--gc-sections -Wl,-static -g -O2 -nostdlib" }
201
            description   "
202
                This option controls the global linker flags. Individual
203
                packages may define options which override these global flags."
204
        }
205
 
206
        cdl_option CYGBLD_BUILD_GDB_STUBS {
207
            display "Build GDB stub ROM image"
208
            default_value 0
209
            requires { CYG_HAL_STARTUP == "ROM" }
210
            requires CYGSEM_HAL_ROM_MONITOR
211
            requires CYGBLD_BUILD_COMMON_GDB_STUBS
212
            requires CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
213
            requires CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT
214
            requires CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT
215
            requires ! CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT
216
            requires ! CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM
217
            no_define
218
            description "
219
                This option enables the building of the GDB stubs for the
220
                board. The common HAL controls takes care of most of the
221
                build process, but the final conversion from ELF image to
222
                binary data is handled by the platform CDL, allowing
223
                relocation of the data if necessary."
224
 
225
            make -priority 320 {
226
                /bin/gdb_module.bin : /bin/gdb_module.img
227
                $(OBJCOPY) --remove-section=.fixed_vectors -O binary $< $@
228
            }
229
        }
230
    }
231
 
232
    cdl_component CYGPKG_HAL_ARM_SA11X0_CERF_OPTIONS {
233
        display "StrongARM SA1110/CERF build options"
234
        flavor  none
235
        no_define
236
        description   "
237
            Package specific build options including control over
238
            compiler flags used only in building this package,
239
            and details of which tests are built."
240
 
241
        cdl_option CYGSEM_HAL_ARM_SA11X0_CERF_NEPONSET_TIMINGS {
242
            display       "Enable special timings for Neponset board"
243
            flavor        bool
244
            default_value 0
245
            description   "
246
                Enable this option to force initialization of memory timing
247
                parameters suitable for use with the Neponset expansion board.
248
                This is optional as it does not work for some versions of
249
                Cerf without the board plugged in."
250
        }
251
 
252
        cdl_option CYGPKG_HAL_ARM_SA11X0_CERF_CFLAGS_ADD {
253
            display "Additional compiler flags"
254
            flavor  data
255
            no_define
256
            default_value { "" }
257
            description   "
258
                This option modifies the set of compiler flags for
259
                building the StrongARM Cerf HAL. These flags are used in addition
260
                to the set of global flags."
261
        }
262
 
263
        cdl_option CYGPKG_HAL_ARM_SA11X0_CERF_CFLAGS_REMOVE {
264
            display "Suppressed compiler flags"
265
            flavor  data
266
            no_define
267
            default_value { "" }
268
            description   "
269
                This option modifies the set of compiler flags for
270
                building the StrongARM Cerf HAL. These flags are removed from
271
                the set of global flags if present."
272
        }
273
 
274
        cdl_option CYGPKG_HAL_ARM_SA11X0_CERF_TESTS {
275
            display "StrongARM SA1110/Cerf tests"
276
            flavor  data
277
            no_define
278
#            calculated { "tests/dram-test" }
279
            calculated { "" }
280
            description   "
281
                This option specifies the set of tests for the StrongARM Cerf HAL."
282
        }
283
    }
284
 
285
    cdl_component CYGHWR_MEMORY_LAYOUT {
286
        display "Memory layout"
287
        flavor data
288
        no_define
289
        calculated { CYG_HAL_STARTUP == "RAM" ? "arm_sa11x0_cerf_ram" : \
290
                                                "arm_sa11x0_cerf_rom" }
291
 
292
        cdl_option CYGHWR_MEMORY_LAYOUT_LDI {
293
            display "Memory layout linker script fragment"
294
            flavor data
295
            no_define
296
            define -file system.h CYGHWR_MEMORY_LAYOUT_LDI
297
            calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
298
                                                    "" }
299
        }
300
 
301
        cdl_option CYGHWR_MEMORY_LAYOUT_H {
302
            display "Memory layout header file"
303
            flavor data
304
            no_define
305
            define -file system.h CYGHWR_MEMORY_LAYOUT_H
306
            calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
307
                                                    "" }
308
        }
309
    }
310
 
311
    cdl_option CYGSEM_HAL_ROM_MONITOR {
312
        display       "Behave as a ROM monitor"
313
        flavor        bool
314
        default_value 0
315
        parent        CYGPKG_HAL_ROM_MONITOR
316
        requires      { CYG_HAL_STARTUP == "ROM" }
317
        description   "
318
            Enable this option if this program is to be used as a ROM monitor,
319
            i.e. applications will be loaded into RAM on the board, and this
320
            ROM monitor may process exceptions or interrupts generated from the
321
            application. This enables features such as utilizing a separate
322
            interrupt stack when exceptions are generated."
323
    }
324
 
325
    cdl_option CYGSEM_HAL_USE_ROM_MONITOR {
326
         display       "Work with a ROM monitor"
327
         flavor        booldata
328
         legal_values  { "Generic" "GDB_stubs" }
329
         default_value { CYG_HAL_STARTUP == "RAM" ? "GDB_stubs" : 0 }
330
         parent        CYGPKG_HAL_ROM_MONITOR
331
         requires      { CYG_HAL_STARTUP == "RAM" }
332
         description   "
333
             Support can be enabled for different varieties of ROM monitor.
334
             This support changes various eCos semantics such as the encoding
335
             of diagnostic output, or the overriding of hardware interrupt
336
             vectors.
337
             Firstly there is \"Generic\" support which prevents the HAL
338
             from overriding the hardware vectors that it does not use, to
339
             instead allow an installed ROM monitor to handle them. This is
340
             the most basic support which is likely to be common to most
341
             implementations of ROM monitor.
342
             \"GDB_stubs\" provides support when GDB stubs are included in
343
             the ROM monitor or boot ROM."
344
     }
345
 
346
    cdl_component CYGPKG_REDBOOT_HAL_OPTIONS {
347
        display       "Redboot HAL options"
348
        flavor        none
349
        no_define
350
        parent        CYGPKG_REDBOOT
351
        active_if     CYGPKG_REDBOOT
352
        description   "
353
            This option lists the target's requirements for a valid Redboot
354
            configuration."
355
 
356
        cdl_option CYGBLD_BUILD_REDBOOT_BIN {
357
            display       "Build Redboot ROM binary image"
358
            active_if     CYGBLD_BUILD_REDBOOT
359
            default_value 1
360
            no_define
361
            description "This option enables the conversion of the Redboot ELF
362
                         image to a binary image suitable for ROM programming."
363
 
364
            make -priority 325 {
365
                /bin/redboot.bin : /bin/redboot.elf
366
                $(OBJCOPY) --strip-debug $< $(@:.bin=.img)
367
                $(OBJCOPY) -O srec $< $(@:.bin=.srec)
368
                $(OBJCOPY) -O binary $< $@
369
            }
370
        }
371
    }
372
 
373
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.