OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [sa11x0/] [cerfpda/] [v2_0/] [cdl/] [hal_arm_sa11x0_cerfpda.cdl] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
# ====================================================================
2
#
3
#      hal_arm_sa11x0_cerfpda.cdl
4
#
5
#      ARM SA1110/Cerf platform HAL package configuration data
6
#
7
# ====================================================================
8
#####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later version.
16
##
17
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
## for more details.
21
##
22
## You should have received a copy of the GNU General Public License along
23
## with eCos; if not, write to the Free Software Foundation, Inc.,
24
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
##
26
## As a special exception, if other files instantiate templates or use macros
27
## or inline functions from this file, or you compile this file and link it
28
## with other works to produce a work based on this file, this file does not
29
## by itself cause the resulting work to be covered by the GNU General Public
30
## License. However the source code for this file must still be made available
31
## in accordance with section (3) of the GNU General Public License.
32
##
33
## This exception does not invalidate any other reasons why a work based on
34
## this file might be covered by the GNU General Public License.
35
##
36
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
## at http://sources.redhat.com/ecos/ecos-license/
38
## -------------------------------------------
39
#####ECOSGPLCOPYRIGHTEND####
40
# ====================================================================
41
######DESCRIPTIONBEGIN####
42
#
43
# Author(s):      gthomas
44
# Original data:  gthomas
45
# Contributors:
46
# Date:           2000-05-08
47
#
48
#####DESCRIPTIONEND####
49
#
50
# ====================================================================
51
cdl_package CYGPKG_HAL_ARM_SA11X0_CERFPDA {
52
    display       "ARM SA1110/Cerf evaluation board"
53
    parent        CYGPKG_HAL_ARM_SA11X0
54
    hardware
55
    include_dir   cyg/hal
56
    define_header hal_arm_sa11x0_cerfpda.h
57
    description   "
58
        This HAL platform package provides generic
59
        support for the Intel StrongARM SA1110 based evalation board,
60
        known as 'cerfpda'."
61
 
62
    compile       cerfpda_misc.c lcd_support.c
63
 
64
    implements    CYGINT_HAL_DEBUG_GDB_STUBS
65
    implements    CYGINT_HAL_DEBUG_GDB_STUBS_BREAK
66
    implements    CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT
67
 
68
    implements    CYGHWR_HAL_ARM_SA11X0_UART3
69
 
70
    define_proc {
71
        puts $::cdl_system_header "#define CYGBLD_HAL_TARGET_H   "
72
        puts $::cdl_system_header "#define CYGBLD_HAL_VARIANT_H  "
73
        puts $::cdl_system_header "#define CYGBLD_HAL_PLATFORM_H "
74
        puts $::cdl_header "#define HAL_PLATFORM_CPU    \"StrongARM 1110\""
75
        puts $::cdl_header "#define HAL_PLATFORM_BOARD  \"Intrinsyc CerfPDA\""
76
        puts $::cdl_header "#define HAL_PLATFORM_EXTRA  \"\""
77
        puts $::cdl_header "#define HAL_PLATFORM_MACHINE_TYPE  31"
78
    }
79
 
80
    cdl_option CYGHWR_HAL_ARM_SA11X0_PROCESSOR_CLOCK_OVERRIDE_DEFAULT {
81
        display       "Processor clock rate"
82
        calculated    191700
83
        flavor        data
84
        description   "The Cerf is optimal at this speed.  Caution - selecting
85
           higher speeds may be unreliable."
86
    }
87
 
88
    cdl_component CYG_HAL_STARTUP {
89
        display       "Startup type"
90
        flavor        data
91
        default_value {"RAM"}
92
        legal_values  {"RAM" "ROM"}
93
        no_define
94
        define -file system.h CYG_HAL_STARTUP
95
        description   "
96
           When targetting the Cerf eval board it is possible to build
97
           the system for either RAM bootstrap or ROM bootstrap(s). Select
98
           'ram' when building programs to load into RAM using eCos GDB
99
           stubs.  Select 'rom' when building a stand-alone application
100
           which will be put into ROM, or for the special case of
101
           building the eCos GDB stubs themselves."
102
    }
103
 
104
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD {
105
        display       "Diagnostic serial port baud rate"
106
        flavor        data
107
        legal_values  9600 19200 38400 115200
108
        default_value 38400
109
        description   "
110
            This option selects the baud rate used for the diagnostic port.
111
            Note: this should match the value chosen for the GDB port if the
112
            diagnostic and GDB port are the same."
113
    }
114
 
115
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_BAUD {
116
        display       "GDB serial port baud rate"
117
        flavor        data
118
        legal_values  9600 19200 38400 115200
119
        default_value 38400
120
        description   "
121
            This option selects the baud rate used for the diagnostic port.
122
            Note: this should match the value chosen for the GDB port if the
123
            diagnostic and GDB port are the same."
124
    }
125
 
126
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS {
127
        display      "Number of communication channels on the board"
128
        flavor       data
129
        calculated   2
130
 
131
    }
132
 
133
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL {
134
        display          "Debug serial port"
135
        active_if        CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE
136
        flavor data
137
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
138
        default_value    0
139
        description      "
140
            The cerfpda board has 3 serial ports. This option
141
            chooses which port will be used to connect to a host
142
            running GDB."
143
     }
144
 
145
     cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT {
146
         display      "Default console channel."
147
         flavor       data
148
         legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
149
         calculated   0
150
     }
151
 
152
     cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL {
153
         display          "Diagnostic serial port"
154
         active_if        CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE
155
         flavor data
156
         legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
157
         default_value    CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT
158
         description      "
159
            The cerfpda board has 3 serial ports. This option
160
            chooses which port will be used for diagnostic output."
161
     }
162
 
163
    cdl_component CYGBLD_GLOBAL_OPTIONS {
164
        display "Global build options"
165
        flavor  none
166
        no_define
167
        description   "
168
            Global build options including control over
169
            compiler flags, linker flags and choice of toolchain."
170
 
171
 
172
        parent  CYGPKG_NONE
173
 
174
        cdl_option CYGBLD_GLOBAL_COMMAND_PREFIX {
175
            display "Global command prefix"
176
            flavor  data
177
            no_define
178
            default_value { "arm-elf" }
179
            description "
180
                This option specifies the command prefix used when
181
                invoking the build tools."
182
        }
183
 
184
        cdl_option CYGBLD_GLOBAL_CFLAGS {
185
            display "Global compiler flags"
186
            flavor  data
187
            no_define
188
            default_value { "-mcpu=strongarm1100 -Wall -Wpointer-arith -Wstrict-prototypes -Winline -Wundef -Woverloaded-virtual -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions -fvtable-gc -finit-priority" }
189
            description   "
190
                This option controls the global compiler flags which are used to
191
                compile all packages by default. Individual packages may define
192
                options which override these global flags."
193
        }
194
 
195
        cdl_option CYGBLD_GLOBAL_LDFLAGS {
196
            display "Global linker flags"
197
            flavor  data
198
            no_define
199
            default_value { "-Wl,--gc-sections -Wl,-static -g -O2 -nostdlib" }
200
            description   "
201
                This option controls the global linker flags. Individual
202
                packages may define options which override these global flags."
203
        }
204
 
205
        cdl_option CYGBLD_BUILD_GDB_STUBS {
206
            display "Build GDB stub ROM image"
207
            default_value 0
208
            requires { CYG_HAL_STARTUP == "ROM" }
209
            requires CYGSEM_HAL_ROM_MONITOR
210
            requires CYGBLD_BUILD_COMMON_GDB_STUBS
211
            requires CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
212
            requires CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT
213
            requires CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT
214
            requires ! CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT
215
            requires ! CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM
216
            no_define
217
            description "
218
                This option enables the building of the GDB stubs for the
219
                board. The common HAL controls takes care of most of the
220
                build process, but the final conversion from ELF image to
221
                binary data is handled by the platform CDL, allowing
222
                relocation of the data if necessary."
223
 
224
            make -priority 320 {
225
                /bin/gdb_module.bin : /bin/gdb_module.img
226
                $(OBJCOPY) --remove-section=.fixed_vectors -O binary $< $@
227
            }
228
        }
229
    }
230
 
231
    cdl_component CYGPKG_HAL_ARM_SA11X0_CERFPDA_OPTIONS {
232
        display "StrongARM SA1110/CERFPDA build options"
233
        flavor  none
234
        no_define
235
        description   "
236
            Package specific build options including control over
237
            compiler flags used only in building this package,
238
            and details of which tests are built."
239
 
240
        cdl_option CYGSEM_HAL_ARM_SA11X0_CERFPDA_NEPONSET_TIMINGS {
241
            display       "Enable special timings for Neponset board"
242
            flavor        bool
243
            default_value 0
244
            description   "
245
                Enable this option to force initialization of memory timing
246
                parameters suitable for use with the Neponset expansion board.
247
                This is optional as it does not work for some versions of
248
                Cerf without the board plugged in."
249
        }
250
 
251
        cdl_option CYGPKG_HAL_ARM_SA11X0_CERFPDA_CFLAGS_ADD {
252
            display "Additional compiler flags"
253
            flavor  data
254
            no_define
255
            default_value { "" }
256
            description   "
257
                This option modifies the set of compiler flags for
258
                building the StrongARM Cerf HAL. These flags are used in addition
259
                to the set of global flags."
260
        }
261
 
262
        cdl_option CYGPKG_HAL_ARM_SA11X0_CERFPDA_CFLAGS_REMOVE {
263
            display "Suppressed compiler flags"
264
            flavor  data
265
            no_define
266
            default_value { "" }
267
            description   "
268
                This option modifies the set of compiler flags for
269
                building the StrongARM Cerf HAL. These flags are removed from
270
                the set of global flags if present."
271
        }
272
 
273
        cdl_option CYGPKG_HAL_ARM_SA11X0_CERFPDA_TESTS {
274
            display "StrongARM SA1110/CerfPda tests"
275
            flavor  data
276
            no_define
277
#            calculated { "tests/dram-test" }
278
            calculated { "" }
279
            description   "
280
                This option specifies the set of tests for the StrongARM Cerf HAL."
281
        }
282
    }
283
 
284
    cdl_component CYGHWR_MEMORY_LAYOUT {
285
        display "Memory layout"
286
        flavor data
287
        no_define
288
        calculated { CYG_HAL_STARTUP == "RAM" ? "arm_sa11x0_cerfpda_ram" : \
289
                                                "arm_sa11x0_cerfpda_rom" }
290
 
291
        cdl_option CYGHWR_MEMORY_LAYOUT_LDI {
292
            display "Memory layout linker script fragment"
293
            flavor data
294
            no_define
295
            define -file system.h CYGHWR_MEMORY_LAYOUT_LDI
296
            calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
297
                                                    "" }
298
        }
299
 
300
        cdl_option CYGHWR_MEMORY_LAYOUT_H {
301
            display "Memory layout header file"
302
            flavor data
303
            no_define
304
            define -file system.h CYGHWR_MEMORY_LAYOUT_H
305
            calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
306
                                                    "" }
307
        }
308
    }
309
 
310
    cdl_option CYGSEM_HAL_ROM_MONITOR {
311
        display       "Behave as a ROM monitor"
312
        flavor        bool
313
        default_value 0
314
        parent        CYGPKG_HAL_ROM_MONITOR
315
        requires      { CYG_HAL_STARTUP == "ROM" }
316
        description   "
317
            Enable this option if this program is to be used as a ROM monitor,
318
            i.e. applications will be loaded into RAM on the board, and this
319
            ROM monitor may process exceptions or interrupts generated from the
320
            application. This enables features such as utilizing a separate
321
            interrupt stack when exceptions are generated."
322
    }
323
 
324
    cdl_option CYGSEM_HAL_USE_ROM_MONITOR {
325
         display       "Work with a ROM monitor"
326
         flavor        booldata
327
         legal_values  { "Generic" "GDB_stubs" }
328
         default_value { CYG_HAL_STARTUP == "RAM" ? "GDB_stubs" : 0 }
329
         parent        CYGPKG_HAL_ROM_MONITOR
330
         requires      { CYG_HAL_STARTUP == "RAM" }
331
         description   "
332
             Support can be enabled for different varieties of ROM monitor.
333
             This support changes various eCos semantics such as the encoding
334
             of diagnostic output, or the overriding of hardware interrupt
335
             vectors.
336
             Firstly there is \"Generic\" support which prevents the HAL
337
             from overriding the hardware vectors that it does not use, to
338
             instead allow an installed ROM monitor to handle them. This is
339
             the most basic support which is likely to be common to most
340
             implementations of ROM monitor.
341
             \"GDB_stubs\" provides support when GDB stubs are included in
342
             the ROM monitor or boot ROM."
343
     }
344
 
345
    cdl_component CYGPKG_REDBOOT_HAL_OPTIONS {
346
        display       "Redboot HAL options"
347
        flavor        none
348
        no_define
349
        parent        CYGPKG_REDBOOT
350
        active_if     CYGPKG_REDBOOT
351
        description   "
352
            This option lists the target's requirements for a valid Redboot
353
            configuration."
354
 
355
        cdl_option CYGBLD_BUILD_REDBOOT_BIN {
356
            display       "Build Redboot ROM binary image"
357
            active_if     CYGBLD_BUILD_REDBOOT
358
            default_value 1
359
            no_define
360
            description "This option enables the conversion of the Redboot ELF
361
                         image to a binary image suitable for ROM programming."
362
 
363
            make -priority 325 {
364
                /bin/redboot.bin : /bin/redboot.elf
365
                $(OBJCOPY) --strip-debug $< $(@:.bin=.img)
366
                $(OBJCOPY) -O srec $< $(@:.bin=.srec)
367
                $(OBJCOPY) -O binary $< $@
368
            }
369
        }
370
    }
371
 
372
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.