OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [sa11x0/] [flexanet/] [v2_0/] [misc/] [redboot_RAM.ecm] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback 
cdl_savefile_version 1;
2 
cdl_savefile_command cdl_savefile_version {};
3 
cdl_savefile_command cdl_savefile_command {};
4 
cdl_savefile_command cdl_configuration { description hardware template package };
5 
cdl_savefile_command cdl_package { value_source user_value wizard_value inferred_value };
6 
cdl_savefile_command cdl_component { value_source user_value wizard_value inferred_value };
7 
cdl_savefile_command cdl_option { value_source user_value wizard_value inferred_value };
8 
cdl_savefile_command cdl_interface { value_source user_value wizard_value inferred_value };
9 
 
10 
cdl_configuration eCos {
11 
    description "" ;
12 
    hardware    flexanet ;
13 
    template    redboot ;
14 
    package -hardware CYGPKG_HAL_ARM v2_0 ;
15 
    package -hardware CYGPKG_HAL_ARM_SA11X0 v2_0 ;
16 
    package -hardware CYGPKG_HAL_ARM_SA11X0_FLEXANET v2_0 ;
17 
    package -hardware CYGPKG_IO_SERIAL_ARM_SA11X0 v2_0 ;
18 
    package -hardware CYGPKG_DEVS_PCMCIA_FLEXANET v2_0 ;
19 
    package -hardware CYGPKG_DEVS_FLASH_FLEXANET v2_0 ;
20 
    package -template CYGPKG_HAL v2_0 ;
21 
    package -template CYGPKG_INFRA v2_0 ;
22 
    package -template CYGPKG_REDBOOT v2_0 ;
23 
    package CYGPKG_IO_PCMCIA v2_0 ;
24 
    package CYGPKG_DEVS_ETH_CF v2_0 ;
25 
    package CYGPKG_IO_FLASH v2_0 ;
26 
    package CYGPKG_IO_ETH_DRIVERS v2_0 ;
27 
};
28 
 
29 
cdl_option CYGBLD_BUILD_GDB_STUBS {
30 
    user_value 0
31 
};
32 
 
33 
cdl_option CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT {
34 
    user_value 0
35 
};
36 
 
37 
cdl_option CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM {
38 
    inferred_value 0
39 
};
40 
 
41 
cdl_option CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS {
42 
    inferred_value 1
43 
};
44 
 
45 
cdl_option CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT {
46 
    inferred_value 1
47 
};
48 
 
49 
cdl_option CYGDBG_HAL_DEBUG_GDB_CTRLC_SUPPORT {
50 
    inferred_value 0
51 
};
52 
 
53 
cdl_option CYGSEM_HAL_USE_ROM_MONITOR {
54 
    inferred_value 0 0
55 
};
56 
 
57 
cdl_component CYG_HAL_STARTUP {
58 
    user_value RAM
59 
};
60 
 
61 
cdl_component CYGBLD_BUILD_REDBOOT {
62 
    user_value 1
63 
};
64 
 
65 
cdl_component CYGPKG_REDBOOT_NETWORKING {
66 
    user_value 1
67 
};
68 
 
69 
cdl_component CYGSEM_REDBOOT_FLASH_CONFIG {
70 
    user_value 1
71 
};
72 
 
73 
cdl_option CYGSEM_REDBOOT_BSP_SYSCALLS {
74 
    inferred_value 1
75 
};
76 
 
77 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.