OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [xscale/] [iop310/] [v2_0/] [cdl/] [hal_arm_xscale_iop310.cdl] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
# ====================================================================
2
#
3
#      hal_arm_xscale_iop310.cdl
4
#
5
#      Intel IQ80200/80310 chipset HAL package configuration data
6
#
7
# ====================================================================
8
#####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
## Copyright (C) 2002 Gary Thomas
13
##
14
## eCos is free software; you can redistribute it and/or modify it under
15
## the terms of the GNU General Public License as published by the Free
16
## Software Foundation; either version 2 or (at your option) any later version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
19
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License along
24
## with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
26
##
27
## As a special exception, if other files instantiate templates or use macros
28
## or inline functions from this file, or you compile this file and link it
29
## with other works to produce a work based on this file, this file does not
30
## by itself cause the resulting work to be covered by the GNU General Public
31
## License. However the source code for this file must still be made available
32
## in accordance with section (3) of the GNU General Public License.
33
##
34
## This exception does not invalidate any other reasons why a work based on
35
## this file might be covered by the GNU General Public License.
36
##
37
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
38
## at http://sources.redhat.com/ecos/ecos-license/
39
## -------------------------------------------
40
#####ECOSGPLCOPYRIGHTEND####
41
# ====================================================================
42
######DESCRIPTIONBEGIN####
43
#
44
# Author(s):      msalter
45
# Original data:
46
# Contributors:   gthomas
47
# Date:           2000-10-09
48
#
49
#####DESCRIPTIONEND####
50
#
51
# ====================================================================
52
cdl_package CYGPKG_HAL_ARM_XSCALE_IOP310 {
53
    display       "Intel IOP310 (IQ80200/IQ80310) XScale chipset"
54
    parent        CYGPKG_HAL_ARM_XSCALE
55
    define_header hal_arm_xscale_iop310.h
56
    include_dir   cyg/hal
57
    hardware
58
    description   "
59
        The IOP310 HAL package provides the support needed to run
60
        eCos on an Intel IQ80200/80310 XScale chipset."
61
 
62
    compile hal_diag.c iop310_misc.c iop310_pci.c
63
 
64
    implements    CYGINT_HAL_DEBUG_GDB_STUBS
65
    implements    CYGINT_HAL_DEBUG_GDB_STUBS_BREAK
66
    implements    CYGINT_HAL_VIRTUAL_VECTOR_SUPPORT
67
    implements    CYGINT_HAL_ARM_MEM_REAL_REGION_TOP
68
    implements    CYGINT_HAL_VIRTUAL_VECTOR_COMM_BAUD_SUPPORT
69
 
70
    # Let the architectural HAL see this variant's interrupts file
71
     define_proc {
72
        puts $::cdl_header        "#define CYGBLD_HAL_VAR_INTS_H "
73
        puts $::cdl_header        "#define CYGBLD_HAL_VAR_H "
74
        puts $::cdl_system_header "#define CYGBLD_HAL_ARM_VAR_IO_H"
75
    }
76
 
77
    cdl_component CYG_HAL_STARTUP {
78
        display       "Startup type"
79
        flavor        data
80
        default_value {"RAM"}
81
        legal_values  {"RAM" "ROM"}
82
        no_define
83
        define -file system.h CYG_HAL_STARTUP
84
        description   "
85
           When targetting the IOP310 eval board(s) it is possible to build
86
           the system for either RAM bootstrap or ROM bootstrap(s). Select
87
           'ram' when building programs to load into RAM using onboard
88
           debug software such as Angel or eCos GDB stubs.  Select 'rom'
89
           when building a stand-alone application which will be put
90
           into ROM.  Selection of 'stubs' is for the special case of
91
           building the eCos GDB stubs themselves."
92
    }
93
 
94
    cdl_option CYGSEM_HAL_ARM_IOP310_ARMBOOT {
95
        display       "Coexist with ARM bootloader"
96
        flavor        bool
97
        default_value 0
98
        description   "
99
            Enable this option if the ARM bootloader is programmed into
100
            the FLASH boot sector on the board."
101
    }
102
 
103
    cdl_interface     CYGHWR_HAL_ARM_IOP310_SERIAL_PORTA {
104
        display   "UART1 implemented by platform"
105
        description "
106
          Diagnostic I/O channels are implemented by the platform
107
          which use the IQ80200/80310 chipset.  This interface
108
          controls whether or not port \"A\" has been implemented."
109
    }
110
 
111
    cdl_interface     CYGHWR_HAL_ARM_IOP310_SERIAL_PORTB {
112
        display   "UART1 implemented by platform"
113
        description "
114
          Diagnostic I/O channels are implemented by the platform
115
          which use the IQ80200/80310 chipset.  This interface
116
          controls whether or not port \"B\" has been implemented."
117
    }
118
 
119
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT {
120
        display      "Default console channel."
121
        flavor       data
122
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
123
        default_value CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL
124
    }
125
 
126
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS {
127
        display      "Number of communication channels on the board"
128
        flavor       data
129
        calculated   CYGHWR_HAL_ARM_IOP310_SERIAL_PORTA+CYGHWR_HAL_ARM_IOP310_SERIAL_PORTB
130
    }
131
 
132
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL {
133
        display          "Debug serial port"
134
        active_if        CYGPRI_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_CONFIGURABLE
135
        flavor data
136
        legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
137
        default_value    0
138
        description      "
139
            This option chooses which port will be used to connect to a host
140
            running GDB."
141
     }
142
 
143
     cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL {
144
         display          "Diagnostic serial port"
145
         active_if        CYGPRI_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_CONFIGURABLE
146
         flavor data
147
         legal_values     0 to CYGNUM_HAL_VIRTUAL_VECTOR_COMM_CHANNELS-1
148
         default_value    CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_DEFAULT
149
         description      "
150
            The IOP310 board may have multiple serial ports.  This option
151
            chooses which port will be used for diagnostic output."
152
     }
153
 
154
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_CONSOLE_CHANNEL_BAUD {
155
        display       "Diagnostic serial port baud rate"
156
        flavor        data
157
        legal_values  9600 19200 38400 57600 115200
158
        default_value 115200
159
        description   "
160
            This option selects the baud rate used for the diagnostic port.
161
            Note: this should match the value chosen for the GDB port if the
162
            diagnostic and GDB port are the same."
163
    }
164
 
165
    cdl_option CYGNUM_HAL_VIRTUAL_VECTOR_DEBUG_CHANNEL_BAUD {
166
        display       "GDB serial port baud rate"
167
        flavor        data
168
        legal_values  9600 19200 38400 57600 115200
169
        default_value 115200
170
        description   "
171
            This option selects the baud rate used for the GDB port."
172
    }
173
 
174
    # Real-time clock/counter specifics
175
    cdl_component CYGNUM_HAL_RTC_CONSTANTS {
176
        display       "Real-time clock constants"
177
        flavor        none
178
 
179
        cdl_option CYGNUM_HAL_RTC_NUMERATOR {
180
            display       "Real-time clock numerator"
181
            flavor        data
182
            calculated    1000000000
183
        }
184
        cdl_option CYGNUM_HAL_RTC_DENOMINATOR {
185
            display       "Real-time clock denominator"
186
            flavor        data
187
            calculated    100
188
        }
189
        cdl_option CYGNUM_HAL_RTC_PERIOD {
190
            display       "Real-time clock period"
191
            flavor        data
192
            calculated    330000        ;# External timer is 33MHz
193
        }
194
    }
195
 
196
    cdl_component CYGPKG_REDBOOT_XSCALE_OPTIONS {
197
        display       "Redboot for XScale options"
198
        flavor        none
199
        no_define
200
        parent        CYGPKG_REDBOOT
201
        active_if     CYGPKG_REDBOOT
202
        description   "
203
            This option lists the target's requirements for a valid Redboot
204
            configuration."
205
 
206
        # RedBoot details
207
        requires { CYGHWR_REDBOOT_ARM_LINUX_EXEC_ADDRESS_DEFAULT == 0xa0008000 }
208
        define_proc {
209
            puts $::cdl_header "#define CYGHWR_REDBOOT_ARM_TRAMPOLINE_ADDRESS 0xA1FF0000"
210
            puts $::cdl_header "#define HAL_PLATFORM_MACHINE_TYPE  70"
211
        }
212
    }
213
 
214
    cdl_component CYGBLD_GLOBAL_OPTIONS {
215
        display "Global build options"
216
        flavor  none
217
        description   "
218
            Global build options including control over
219
            compiler flags, linker flags and choice of toolchain."
220
 
221
 
222
        parent  CYGPKG_NONE
223
 
224
        cdl_option CYGBLD_GLOBAL_COMMAND_PREFIX {
225
            display "Global command prefix"
226
            flavor  data
227
            no_define
228
            default_value { "arm-elf" }
229
            description "
230
                This option specifies the command prefix used when
231
                invoking the build tools."
232
        }
233
 
234
        cdl_option CYGBLD_GLOBAL_CFLAGS {
235
            display "Global compiler flags"
236
            flavor  data
237
            no_define
238
            default_value { "-mcpu=xscale -Wall -Wpointer-arith -Wstrict-prototypes -Winline -Wundef -Woverloaded-virtual -g -O2 -ffunction-sections -fdata-sections -fno-rtti -fno-exceptions -fvtable-gc -finit-priority -mapcs-frame" }
239
            description   "
240
                This option controls the global compiler flags which are used to
241
                compile all packages by default. Individual packages may define
242
                options which override these global flags."
243
        }
244
 
245
        cdl_option CYGBLD_GLOBAL_LDFLAGS {
246
            display "Global linker flags"
247
            flavor  data
248
            no_define
249
            default_value { "-mcpu=xscale -Wl,--gc-sections -Wl,-static -g -O2 -nostdlib" }
250
            description   "
251
                This option controls the global linker flags. Individual
252
                packages may define options which override these global flags."
253
        }
254
 
255
        cdl_option CYGBLD_BUILD_GDB_STUBS {
256
            display "Build GDB stub ROM image"
257
            default_value 0
258
            requires { CYG_HAL_STARTUP == "ROM" }
259
            requires CYGSEM_HAL_ROM_MONITOR
260
            requires CYGBLD_BUILD_COMMON_GDB_STUBS
261
            requires CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS
262
            requires CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT
263
            requires CYGDBG_HAL_DEBUG_GDB_THREAD_SUPPORT
264
            requires ! CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT
265
            requires ! CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM
266
            no_define
267
            description "
268
                This option enables the building of the GDB stubs for the
269
                board. The common HAL controls takes care of most of the
270
                build process, but the final conversion from ELF image to
271
                binary data is handled by the platform CDL, allowing
272
                relocation of the data if necessary."
273
 
274
            make -priority 320 {
275
                /bin/gdb_module.bin : /bin/gdb_module.img
276
                $(OBJCOPY) -O binary $< $@
277
            }
278
        }
279
    }
280
 
281
    cdl_option CYGNUM_HAL_BREAKPOINT_LIST_SIZE {
282
        display       "Number of breakpoints supported by the HAL."
283
        flavor        data
284
        default_value 32
285
        description   "
286
            This option determines the number of breakpoints supported by the HAL."
287
    }
288
 
289
    cdl_component CYGPKG_HAL_ARM_IOP310_OPTIONS {
290
        display "XScale IOP310 build options"
291
        flavor  none
292
        description   "
293
            Package specific build options including control over
294
            compiler flags used only in building this package,
295
            and details of which tests are built."
296
 
297
        cdl_option CYGSEM_HAL_ARM_IOP310_CLEAR_PCI_RETRY {
298
            display       "Have RedBoot clear PCI Retry bit"
299
            flavor        bool
300
            default_value 1
301
            description   "
302
                This option controls whether or not RedBoot allows the host PC
303
                to completely boot. In some cases, you may not want to allow
304
                this if RedBoot is used to automatically launch an application
305
                which needs to run some setup code before allowing the PC to
306
                finish booting. In that case, the application code, not RedBoot
307
                will clear the PCI retry bit."
308
        }
309
 
310
        cdl_option CYGPKG_HAL_ARM_IOP310_CFLAGS_ADD {
311
            display "Additional compiler flags"
312
            flavor  data
313
            no_define
314
            default_value { "" }
315
            description   "
316
                This option modifies the set of compiler flags for
317
                building the XScale IOP310 HAL. These flags are used
318
                in addition to the set of global flags."
319
        }
320
 
321
        cdl_option CYGPKG_HAL_ARM_IOP310_CFLAGS_REMOVE {
322
            display "Suppressed compiler flags"
323
            flavor  data
324
            no_define
325
            default_value { "" }
326
            description   "
327
                This option modifies the set of compiler flags for
328
                building the XScale IOP310 HAL. These flags are
329
                removed from the set of global flags if present."
330
        }
331
 
332
        cdl_option CYGPKG_HAL_ARM_IOP310_TESTS {
333
            display "XScale IOP310 tests"
334
            flavor  data
335
            no_define
336
            calculated { "" }
337
            description   "
338
                This option specifies the set of tests for the XScale IOP310 HAL."
339
        }
340
    }
341
 
342
    cdl_option CYGSEM_HAL_ROM_MONITOR {
343
        display       "Behave as a ROM monitor"
344
        flavor        bool
345
        default_value 0
346
        parent        CYGPKG_HAL_ROM_MONITOR
347
        requires      { CYG_HAL_STARTUP == "ROM" }
348
        description   "
349
            Enable this option if this program is to be used as a ROM monitor,
350
            i.e. applications will be loaded into RAM on the board, and this
351
            ROM monitor may process exceptions or interrupts generated from the
352
            application. This enables features such as utilizing a separate
353
            interrupt stack when exceptions are generated."
354
    }
355
 
356
    cdl_option CYGSEM_HAL_USE_ROM_MONITOR {
357
         display       "Work with a ROM monitor"
358
         flavor        booldata
359
         legal_values  { "Generic" "GDB_stubs" }
360
         default_value { CYG_HAL_STARTUP == "RAM" ? "GDB_stubs" : 0 }
361
         parent        CYGPKG_HAL_ROM_MONITOR
362
         requires      { CYG_HAL_STARTUP == "RAM" }
363
         description   "
364
             Support can be enabled for different varieties of ROM monitor.
365
             This support changes various eCos semantics such as the encoding
366
             of diagnostic output, or the overriding of hardware interrupt
367
             vectors.
368
             Firstly there is \"Generic\" support which prevents the HAL
369
             from overriding the hardware vectors that it does not use, to
370
             instead allow an installed ROM monitor to handle them. This is
371
             the most basic support which is likely to be common to most
372
             implementations of ROM monitor.
373
             \"GDB_stubs\" provides support when GDB stubs are included in
374
             the ROM monitor or boot ROM."
375
     }
376
 
377
    cdl_component CYGPKG_REDBOOT_HAL_OPTIONS {
378
        display       "Redboot HAL options"
379
        flavor        none
380
        no_define
381
        parent        CYGPKG_REDBOOT
382
        active_if     CYGPKG_REDBOOT
383
        description   "
384
            This option lists the target's requirements for a valid Redboot
385
            configuration."
386
 
387
        cdl_component CYGBLD_BUILD_REDBOOT_BIN {
388
            display       "Build Redboot ROM binary image"
389
            active_if     CYGBLD_BUILD_REDBOOT
390
            default_value 1
391
            no_define
392
            description "This option enables the conversion of the Redboot ELF
393
                         image to a binary image suitable for ROM programming."
394
 
395
            make -priority 325 {
396
                /bin/redboot.bin : /bin/redboot.elf
397
                $(OBJCOPY) --strip-debug $< $(@:.bin=.img)
398
                $(OBJCOPY) -O srec $< $(@:.bin=.srec)
399
                $(OBJCOPY) -O binary $< $@
400
            }
401
        }
402
    }
403
 
404
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.