OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [xscale/] [iq80310/] [v2_0/] [cdl/] [hal_arm_xscale_iq80310.cdl] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
# ====================================================================
2
#
3
#      hal_arm_xscale_iq80310.cdl
4
#
5
#      Intel IQ80310 (Cyclone) eval board HAL package configuration data
6
#
7
# ====================================================================
8
#####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
## Copyright (C) 2002 Gary Thomas
13
##
14
## eCos is free software; you can redistribute it and/or modify it under
15
## the terms of the GNU General Public License as published by the Free
16
## Software Foundation; either version 2 or (at your option) any later version.
17
##
18
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
19
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
20
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
21
## for more details.
22
##
23
## You should have received a copy of the GNU General Public License along
24
## with eCos; if not, write to the Free Software Foundation, Inc.,
25
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
26
##
27
## As a special exception, if other files instantiate templates or use macros
28
## or inline functions from this file, or you compile this file and link it
29
## with other works to produce a work based on this file, this file does not
30
## by itself cause the resulting work to be covered by the GNU General Public
31
## License. However the source code for this file must still be made available
32
## in accordance with section (3) of the GNU General Public License.
33
##
34
## This exception does not invalidate any other reasons why a work based on
35
## this file might be covered by the GNU General Public License.
36
##
37
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
38
## at http://sources.redhat.com/ecos/ecos-license/
39
## -------------------------------------------
40
#####ECOSGPLCOPYRIGHTEND####
41
# ====================================================================
42
######DESCRIPTIONBEGIN####
43
#
44
# Author(s):      gthomas
45
# Original data:
46
# Contributors:   gthomas
47
# Date:           2002-10-01
48
#
49
#####DESCRIPTIONEND####
50
#
51
# ====================================================================
52
cdl_package CYGPKG_HAL_ARM_XSCALE_IQ80310 {
53
    display       "Intel Cyclone eval board"
54
    parent        CYGPKG_HAL_ARM_XSCALE
55
    define_header hal_arm_xscale_iq80310.h
56
    include_dir   cyg/hal
57
    hardware
58
    description   "
59
        The IQ80310 HAL package provides the support needed to run
60
        eCos on an Intel IQ80310 (Cyclone) evaluation board."
61
 
62
    compile iq80310_misc.c
63
 
64
    define_proc {
65
        puts $::cdl_system_header "#define CYGBLD_HAL_TARGET_H   "
66
        puts $::cdl_system_header "#define CYGBLD_HAL_VARIANT_H  "
67
        puts $::cdl_system_header "#define CYGBLD_HAL_PLATFORM_H "
68
        puts $::cdl_header "#define HAL_PLATFORM_CPU    \"XScale\""
69
        puts $::cdl_header "#define HAL_PLATFORM_BOARD  \"Iq80310\""
70
        puts $::cdl_header "#define HAL_PLATFORM_EXTRA  \"\""
71
    }
72
 
73
    implements CYGHWR_HAL_ARM_IOP310_SERIAL_PORTA
74
    implements CYGHWR_HAL_ARM_IOP310_SERIAL_PORTB
75
 
76
    cdl_component CYGHWR_MEMORY_LAYOUT {
77
        display "Memory layout"
78
        flavor data
79
        no_define
80
        calculated { CYG_HAL_STARTUP == "RAM" ?       "arm_xscale_iq80310_ram" : \
81
                     CYGSEM_HAL_ARM_IOP310_ARMBOOT ? "arm_xscale_iq80310_roma" : \
82
                                                      "arm_xscale_iq80310_rom" }
83
 
84
        cdl_option CYGHWR_MEMORY_LAYOUT_LDI {
85
            display "Memory layout linker script fragment"
86
            flavor data
87
            no_define
88
            define -file system.h CYGHWR_MEMORY_LAYOUT_LDI
89
            calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
90
                         CYGSEM_HAL_ARM_IOP310_ARMBOOT ? "" : \
91
                                                    "" }
92
        }
93
 
94
        cdl_option CYGHWR_MEMORY_LAYOUT_H {
95
            display "Memory layout header file"
96
            flavor data
97
            no_define
98
            define -file system.h CYGHWR_MEMORY_LAYOUT_H
99
            calculated { CYG_HAL_STARTUP == "RAM" ? "" : \
100
                         CYGSEM_HAL_ARM_IOP310_ARMBOOT ? "" : \
101
                                                    "" }
102
        }
103
    }
104
 
105
    cdl_option CYGBLD_INTEL_DIAGNOSTICS {
106
         display         "Build Intel Xscale diagnostics"
107
         default_value   1
108
         parent          CYGPKG_REDBOOT_HAL_OPTIONS
109
         active_if       CYGBLD_BUILD_REDBOOT_BIN
110
         no_define
111
         description     "Enabling this option will include diagnostics
112
            from Intel in the RedBoot image."
113
 
114
         compile -library=libextras.a \
115
             diag/diag.c diag/io_utils.c diag/external_timer.c \
116
             diag/i557_eep.c diag/pci_serv.c diag/interrupts.c          \
117
             diag/xscale_test.c diag/flash.c diag/cycduart.c            \
118
             diag/ether_test.c diag/memtest.c diag/test_menu.c          \
119
             diag/irq.S
120
     }
121
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.