OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [xscale/] [iq80310/] [v2_0/] [include/] [pkgconf/] [mlt_arm_xscale_iq80310_ram.ldi] - Blame information for rev 565

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback 
// eCos memory layout - Tue Sep 05 16:58:21 2000
2 
 
3 
// This is a generated file - do not edit
4 
 
5 
#include
6 
 
7 
MEMORY
8 
{
9 
    vrom : ORIGIN = 0x00000000, LENGTH = 0x1000
10 
    ram  : ORIGIN = 0xA0000000, LENGTH = 0x20000000
11 
}
12 
 
13 
SECTIONS
14 
{
15 
    SECTIONS_BEGIN
16 
    SECTION_fixed_vectors (vrom, 0x20, LMA_EQ_VMA)  // virtual ROM addr, but really in physical ram
17 
    SECTION_rom_vectors (ram, 0xa0020000, LMA_EQ_VMA)
18 
    SECTION_text (ram, ALIGN (0x4), LMA_EQ_VMA)
19 
    SECTION_fini (ram, ALIGN (0x4), LMA_EQ_VMA)
20 
    SECTION_rodata (ram, ALIGN (0x4), LMA_EQ_VMA)
21 
    SECTION_rodata1 (ram, ALIGN (0x4), LMA_EQ_VMA)
22 
    SECTION_fixup (ram, ALIGN (0x4), LMA_EQ_VMA)
23 
    SECTION_gcc_except_table (ram, ALIGN (0x4), LMA_EQ_VMA)
24 
    SECTION_data (ram, ALIGN (0x4), LMA_EQ_VMA)
25 
    SECTION_bss (ram, ALIGN (0x4), LMA_EQ_VMA)
26 
    CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);
27 
    SECTIONS_END
28 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.