OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [xscale/] [iq80310/] [v2_0/] [include/] [pkgconf/] [mlt_arm_xscale_iq80310_roma.mlt] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback 
version 0
2 
region vecs 0 1000 1 !
3 
region rom 40000 7c0000 1 !
4 
region ram a0000000 20000000 0 !
5 
section fixed_vectors 0 1 0 1 1 0 1 0 20 20 !
6 
section rom_vectors 0 1 0 1 1 1 1 1 40000 40000 text text !
7 
section text 0 4 0 1 0 1 0 1 fini fini !
8 
section fini 0 4 0 1 0 1 0 1 rodata rodata !
9 
section rodata 0 4 0 1 0 1 0 1 rodata1 rodata1 !
10 
section rodata1 0 4 0 1 0 1 0 1 fixup fixup !
11 
section fixup 0 4 0 1 0 1 0 1 gcc_except_table gcc_except_table !
12 
section gcc_except_table 0 4 0 1 0 0 0 1 data !
13 
section data 0 1 1 1 1 1 0 0 a000a000 bss !
14 
section bss 0 4 0 1 0 1 0 1 heap1 heap1 !
15 
section heap1 0 8 0 0 0 0 0 0 !

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.