OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [xscale/] [iq80310/] [v2_0/] [misc/] [redboot_RAMA.ecm] - Blame information for rev 565

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback 
cdl_savefile_version 1;
2 
cdl_savefile_command cdl_savefile_version {};
3 
cdl_savefile_command cdl_savefile_command {};
4 
cdl_savefile_command cdl_configuration { description hardware template package };
5 
cdl_savefile_command cdl_package { value_source user_value wizard_value inferred_value };
6 
cdl_savefile_command cdl_component { value_source user_value wizard_value inferred_value };
7 
cdl_savefile_command cdl_option { value_source user_value wizard_value inferred_value };
8 
cdl_savefile_command cdl_interface { value_source user_value wizard_value inferred_value };
9 
 
10 
cdl_configuration eCos {
11 
    description "" ;
12 
    hardware    iq80310 ;
13 
    template    redboot ;
14 
    package -hardware CYGPKG_HAL_ARM v2_0 ;
15 
    package -hardware CYGPKG_HAL_ARM_XSCALE_CORE v2_0 ;
16 
    package -hardware CYGPKG_HAL_ARM_XSCALE_IQ80310 v2_0 ;
17 
    package -hardware CYGPKG_IO_PCI v2_0 ;
18 
    package -hardware CYGPKG_DEVS_ETH_INTEL_I82559 v2_0 ;
19 
    package -hardware CYGPKG_DEVS_ETH_ARM_XSCALE_IQ80310 v2_0 ;
20 
    package -hardware CYGPKG_DEVS_FLASH_ARM_XSCALE_IQ80310 v2_0 ;
21 
    package -template CYGPKG_HAL v2_0 ;
22 
    package -template CYGPKG_INFRA v2_0 ;
23 
    package -template CYGPKG_REDBOOT v2_0 ;
24 
    package CYGPKG_IO_FLASH v2_0 ;
25 
    package CYGPKG_IO_ETH_DRIVERS v2_0 ;
26 
};
27 
 
28 
cdl_option CYGBLD_BUILD_GDB_STUBS {
29 
    user_value 0
30 
};
31 
 
32 
cdl_option CYGDBG_HAL_COMMON_INTERRUPTS_SAVE_MINIMUM_CONTEXT {
33 
    user_value 0
34 
};
35 
 
36 
cdl_option CYGDBG_HAL_COMMON_CONTEXT_SAVE_MINIMUM {
37 
    inferred_value 0
38 
};
39 
 
40 
cdl_option CYGDBG_HAL_DEBUG_GDB_INCLUDE_STUBS {
41 
    inferred_value 1
42 
};
43 
 
44 
cdl_option CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT {
45 
    inferred_value 1
46 
};
47 
 
48 
cdl_option CYGDBG_HAL_DEBUG_GDB_CTRLC_SUPPORT {
49 
    inferred_value 0
50 
};
51 
 
52 
cdl_option CYGSEM_HAL_USE_ROM_MONITOR {
53 
    inferred_value 0 0
54 
};
55 
 
56 
cdl_component CYG_HAL_STARTUP {
57 
    user_value RAM
58 
};
59 
 
60 
cdl_option CYGBLD_BUILD_REDBOOT {
61 
    user_value 1
62 
};
63 
 
64 
cdl_option CYGSEM_REDBOOT_FLASH_CONFIG {
65 
    user_value 1
66 
};
67 
 
68 
cdl_option CYGSEM_REDBOOT_BSP_SYSCALLS {
69 
  inferred_value 1
70 
};
71 
 
72 
cdl_option CYGBLD_REDBOOT_MIN_IMAGE_SIZE {
73 
  inferred_value 0x40000
74 
};
75 
 
76 
cdl_option CYGBLD_REDBOOT_FLASH_BOOT_OFFSET {
77 
  inferred_value 0x40000
78 
};
79 
 
80 
cdl_option CYGNUM_IO_ETH_DRIVERS_NUM_PKT {
81 
  user_value 2
82 
};
83 
 
84 
cdl_option CYGSEM_REDBOOT_FIS_CRC_CHECK {
85 
  user_value 0
86 
};
87 
 
88 
cdl_option CYGSEM_IO_FLASH_VERIFY_PROGRAM {
89 
  user_value 0
90 
};
91 
 
92 
cdl_option CYGPKG_HAL_GDB_FILEIO {
93 
    user_value 1
94 
};
95 
 
96 
cdl_option CYGSEM_HAL_ARM_XSCALE_BTB {
97 
    user_value 0
98 
};

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.