OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [xscale/] [mpc50/] [v2_0/] [include/] [pkgconf/] [mlt_arm_pxa2x0_mpc50_ram.ldi] - Blame information for rev 27

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback 
#include
2 
 
3 
MEMORY
4 
{
5 
    ram  : ORIGIN = 0x00000000, LENGTH = 0x02000000
6 
}
7 
 
8 
SECTIONS
9 
{
10 
    SECTIONS_BEGIN
11 
    SECTION_fixed_vectors       (ram, 0x20, LMA_EQ_VMA)
12 
    SECTION_rom_vectors         (ram, 0x10000, LMA_EQ_VMA)
13 
    SECTION_text                        (ram, ALIGN (0x4), LMA_EQ_VMA)
14 
    SECTION_fini                        (ram, ALIGN (0x4), LMA_EQ_VMA)
15 
    SECTION_rodata              (ram, ALIGN (0x4), LMA_EQ_VMA)
16 
    SECTION_rodata1             (ram, ALIGN (0x4), LMA_EQ_VMA)
17 
    .romfs ALIGN(0x20) :        {*(.romfs)} > ram
18 
    SECTION_fixup                       (ram, ALIGN (0x4), LMA_EQ_VMA)
19 
    SECTION_gcc_except_table    (ram, ALIGN (0x4), LMA_EQ_VMA)
20 
    SECTION_data                        (ram, ALIGN (0x4), LMA_EQ_VMA)
21 
    SECTION_bss                 (ram, ALIGN (0x4), LMA_EQ_VMA)
22 
    CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);
23 
    SECTIONS_END
24 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.