OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [xscale/] [mpc50/] [v2_0/] [include/] [pkgconf/] [mlt_arm_pxa2x0_mpc50_rom.ldi] - Blame information for rev 27

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#include 
2
 
3
MEMORY
4
{
5
    ram : ORIGIN = 0x00000000, LENGTH = 0x02000000
6
    rom : ORIGIN = 0x50000000, LENGTH = 0x00020000
7
}
8
 
9
SECTIONS
10
{
11
    SECTIONS_BEGIN
12
    SECTION_rom_vectors                 (rom, 0x50000000,  LMA_EQ_VMA)
13
    SECTION_text                                (rom, ALIGN (0x4), LMA_EQ_VMA)
14
    SECTION_fini                                (rom, ALIGN (0x4), LMA_EQ_VMA)
15
    SECTION_rodata                              (rom, ALIGN (0x4), LMA_EQ_VMA)
16
    SECTION_rodata1                             (rom, ALIGN (0x4), LMA_EQ_VMA)
17
    SECTION_fixup                               (rom, ALIGN (0x4), LMA_EQ_VMA)
18
    SECTION_gcc_except_table    (rom, ALIGN (0x4), LMA_EQ_VMA)
19
    SECTION_fixed_vectors               (ram, 0x20,        LMA_EQ_VMA)
20
    SECTION_data                                (ram, 0xa000, FOLLOWING (.gcc_except_table))
21
    SECTION_bss                                 (ram, ALIGN (0x4), LMA_EQ_VMA)
22
    CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);
23
    SECTIONS_END
24
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.