OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [xscale/] [mpc50/] [v2_0/] [include/] [pkgconf/] [mlt_arm_pxa2x0_mpc50_rom.mlt] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback 
version 0
2 
region ram 00000000 02000000 0 !
3 
region rom 50000000 00020000 1 !
4 
section fixed_vectors    0 1 0 1 1 0 1 0 20 20 !
5 
section data             0 1 1 1 1 1 0 0 a000 bss !
6 
section bss              0 4 0 1 0 1 0 1 heap1 heap1 !
7 
section heap1            0 8 0 0 0 0 0 0 !
8 
section rom_vectors      0 1 0 1 1 1 1 1 50000000 50000000 text text !
9 
section text             0 4 0 1 0 1 0 1 fini fini !
10 
section fini             0 4 0 1 0 1 0 1 rodata rodata !
11 
section rodata           0 4 0 1 0 1 0 1 rodata1 rodata1 !
12 
section rodata1          0 4 0 1 0 1 0 1 fixup fixup !
13 
section fixup            0 4 0 1 0 1 0 1 gcc_except_table gcc_except_table !
14 
section gcc_except_table 0 4 0 1 0 0 0 1 data !

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.