OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [xscale/] [verde/] [v2_0/] [cdl/] [hal_arm_xscale_verde.cdl] - Blame information for rev 27

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
# ====================================================================
2
#
3
#      hal_arm_xscale_verde.cdl
4
#
5
#      Intel XScale architectural HAL package configuration data
6
#
7
# ====================================================================
8
#####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later version.
16
##
17
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
## for more details.
21
##
22
## You should have received a copy of the GNU General Public License along
23
## with eCos; if not, write to the Free Software Foundation, Inc.,
24
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
##
26
## As a special exception, if other files instantiate templates or use macros
27
## or inline functions from this file, or you compile this file and link it
28
## with other works to produce a work based on this file, this file does not
29
## by itself cause the resulting work to be covered by the GNU General Public
30
## License. However the source code for this file must still be made available
31
## in accordance with section (3) of the GNU General Public License.
32
##
33
## This exception does not invalidate any other reasons why a work based on
34
## this file might be covered by the GNU General Public License.
35
##
36
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
## at http://sources.redhat.com/ecos/ecos-license/
38
## -------------------------------------------
39
#####ECOSGPLCOPYRIGHTEND####
40
# ====================================================================
41
######DESCRIPTIONBEGIN####
42
#
43
# Author(s):      msalter
44
# Original data:  msalter
45
# Contributors:
46
# Date:           2001-12-03
47
#
48
#####DESCRIPTIONEND####
49
#
50
# ====================================================================
51
cdl_package CYGPKG_HAL_ARM_XSCALE_VERDE {
52
    display       "Intel XScale 80321 IO Processor"
53
    parent        CYGPKG_HAL_ARM
54
    hardware
55
    include_dir   cyg/hal
56
    define_header hal_arm_xscale_verde.h
57
    description   "
58
        This HAL variant package provides generic
59
        support for the Intel 80321 IO processors. It is also
60
        necessary to select a specific target platform HAL
61
        package."
62
 
63
    # Let the architectural HAL see this variant's interrupts file
64
     define_proc {
65
        puts $::cdl_header \
66
       "#define CYGBLD_HAL_VAR_INTS_H "
67
        puts $::cdl_header \
68
       "#define CYGBLD_HAL_VAR_H "
69
 
70
        puts $::cdl_system_header "#define CYGBLD_HAL_ARM_VAR_IO_H"
71
    }
72
 
73
    compile       verde_misc.c verde_pci.c
74
 
75
    cdl_option CYGHWR_HAL_ARM_XSCALE_PROCESSOR_CCLK {
76
        display       "Processor clock rate"
77
        flavor        data
78
        default_value { CYGHWR_HAL_ARM_XSCALE_PROCESSOR_CCLK_DEFAULT ?
79
                        CYGHWR_HAL_ARM_XSCALE_PROCESSOR_CCLK_DEFAULT : 600000}
80
        description   "
81
           The XScale processor can run at various frequencies.
82
           These values are expressed in KHz."
83
    }
84
 
85
    # Real-time clock/counter specifics
86
    cdl_component CYGNUM_HAL_RTC_CONSTANTS {
87
        display       "Real-time clock constants"
88
        flavor        none
89
        no_define
90
 
91
        cdl_option CYGNUM_HAL_RTC_NUMERATOR {
92
            display       "Real-time clock numerator"
93
            flavor        data
94
            calculated    1000000000
95
        }
96
        cdl_option CYGNUM_HAL_RTC_DENOMINATOR {
97
            display       "Real-time clock denominator"
98
            flavor        data
99
            default_value 100
100
            description   "
101
              This option selects the heartbeat rate for the real-time clock.
102
              The rate is specified in ticks per second.  Change this value
103
              with caution - too high and your system will become saturated
104
              just handling clock interrupts, too low and some operations
105
              such as thread scheduling may become sluggish."
106
        }
107
        cdl_option CYGNUM_HAL_RTC_PERIOD {
108
            display       "Real-time clock period"
109
            flavor        data
110
            calculated    1000000/CYGNUM_HAL_RTC_DENOMINATOR
111
            description   "
112
              This value gives the RTC period in microseconds. It is
113
              translated into the actual clock period value in the clock
114
              init and read functions."
115
        }
116
    }
117
 
118
    cdl_component CYGPKG_REDBOOT_XSCALE_OPTIONS {
119
        display       "Redboot for XScale options"
120
        flavor        none
121
        no_define
122
        parent        CYGPKG_REDBOOT
123
        active_if     CYGPKG_REDBOOT
124
        description   "
125
            This option lists the target's requirements for a valid Redboot
126
            configuration."
127
 
128
        # RedBoot details
129
        requires { CYGHWR_REDBOOT_ARM_LINUX_EXEC_ADDRESS_DEFAULT == 0xA0008000 }
130
        define_proc {
131
            puts $::cdl_header "#define CYGHWR_REDBOOT_ARM_TRAMPOLINE_ADDRESS 0x00001f00"
132
        }
133
    }
134
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.