OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [arm/] [xscale/] [verde/] [v2_0/] [include/] [hal_var_ints.h] - Blame information for rev 355

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_VAR_INTS_H
2
#define CYGONCE_HAL_VAR_INTS_H
3
//==========================================================================
4
//
5
//      hal_var_ints.h
6
//
7
//      HAL Interrupt and clock support
8
//
9
//==========================================================================
10
//####ECOSGPLCOPYRIGHTBEGIN####
11
// -------------------------------------------
12
// This file is part of eCos, the Embedded Configurable Operating System.
13
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
14
//
15
// eCos is free software; you can redistribute it and/or modify it under
16
// the terms of the GNU General Public License as published by the Free
17
// Software Foundation; either version 2 or (at your option) any later version.
18
//
19
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
20
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
21
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
22
// for more details.
23
//
24
// You should have received a copy of the GNU General Public License along
25
// with eCos; if not, write to the Free Software Foundation, Inc.,
26
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
27
//
28
// As a special exception, if other files instantiate templates or use macros
29
// or inline functions from this file, or you compile this file and link it
30
// with other works to produce a work based on this file, this file does not
31
// by itself cause the resulting work to be covered by the GNU General Public
32
// License. However the source code for this file must still be made available
33
// in accordance with section (3) of the GNU General Public License.
34
//
35
// This exception does not invalidate any other reasons why a work based on
36
// this file might be covered by the GNU General Public License.
37
//
38
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
39
// at http://sources.redhat.com/ecos/ecos-license/
40
// -------------------------------------------
41
//####ECOSGPLCOPYRIGHTEND####
42
//==========================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):    msalter
46
// Contributors: msalter
47
// Date:         2001-12-03
48
// Purpose:      Define Interrupt support
49
// Description:  The interrupt details for XScale CPUs are defined here.
50
// Usage:
51
//               #include <pkgconf/system.h>
52
//               #include CYGBLD_HAL_VARIANT_H
53
//               #include CYGBLD_HAL_VAR_INTS_H
54
//
55
//               ...
56
//              
57
//
58
//####DESCRIPTIONEND####
59
//
60
//==========================================================================
61
 
62
#include <cyg/hal/hal_verde.h>         // registers
63
 
64
//
65
// Values for the vector argument of cyg_drv_interrupt_create() and
66
// other interrupt related interfaces.
67
//
68
#define CYGNUM_HAL_INTERRUPT_NONE         -1
69
#define CYGNUM_HAL_INTERRUPT_DMA0_EOT      0
70
#define CYGNUM_HAL_INTERRUPT_DMA0_EOC      1
71
#define CYGNUM_HAL_INTERRUPT_DMA1_EOT      2
72
#define CYGNUM_HAL_INTERRUPT_DMA1_EOC      3
73
#define CYGNUM_HAL_INTERRUPT_RSVD_4        4
74
#define CYGNUM_HAL_INTERRUPT_RSVD_5        5
75
#define CYGNUM_HAL_INTERRUPT_AA_EOT        6
76
#define CYGNUM_HAL_INTERRUPT_AA_EOC        7
77
#define CYGNUM_HAL_INTERRUPT_CORE_PMON     8
78
#define CYGNUM_HAL_INTERRUPT_TIMER0        9
79
#define CYGNUM_HAL_INTERRUPT_TIMER1        10
80
#define CYGNUM_HAL_INTERRUPT_I2C_0         11
81
#define CYGNUM_HAL_INTERRUPT_I2C_1         12
82
#define CYGNUM_HAL_INTERRUPT_MESSAGING     13
83
#define CYGNUM_HAL_INTERRUPT_ATU_BIST      14
84
#define CYGNUM_HAL_INTERRUPT_PERFMON       15
85
#define CYGNUM_HAL_INTERRUPT_CORE_PMU      16
86
#define CYGNUM_HAL_INTERRUPT_BIU_ERR       17
87
#define CYGNUM_HAL_INTERRUPT_ATU_ERR       18
88
#define CYGNUM_HAL_INTERRUPT_MCU_ERR       19
89
#define CYGNUM_HAL_INTERRUPT_DMA0_ERR      20
90
#define CYGNUM_HAL_INTERRUPT_DMA1_ERR      21
91
#define CYGNUM_HAL_INTERRUPT_RSVD_22       22
92
#define CYGNUM_HAL_INTERRUPT_AA_ERR        23
93
#define CYGNUM_HAL_INTERRUPT_MSG_ERR       24
94
#define CYGNUM_HAL_INTERRUPT_SSP           25
95
#define CYGNUM_HAL_INTERRUPT_MSG_IBPQ      26
96
#define CYGNUM_HAL_INTERRUPT_XINT0         27
97
#define CYGNUM_HAL_INTERRUPT_XINT1         28
98
#define CYGNUM_HAL_INTERRUPT_XINT2         29
99
#define CYGNUM_HAL_INTERRUPT_XINT3         30
100
#define CYGNUM_HAL_INTERRUPT_HPI           31
101
 
102
#define CYGNUM_HAL_VAR_ISR_MAX  31
103
 
104
#define CYGNUM_HAL_ISR_MIN      0
105
#define CYGNUM_HAL_ISR_MAX      31
106
 
107
#define CYGNUM_HAL_ISR_COUNT    (CYGNUM_HAL_ISR_MAX+1)
108
 
109
#define CYGNUM_HAL_INTERRUPT_RTC  CYGNUM_HAL_INTERRUPT_TIMER0
110
 
111
#endif // CYGONCE_HAL_VAR_INTS_H
112
 
113
// ------------------------------------------------------------------------
114
// Dynamically set the timer interrupt rate.
115
// Not for application use at all.
116
 
117
externC void
118
hal_clock_reinitialize(          int *pfreq,    /* inout */
119
                        unsigned int *pperiod,  /* inout */
120
                        unsigned int old_hz );  /* in */
121
 
122
#define HAL_CLOCK_REINITIALIZE( _freq, _period, _old_hz ) \
123
        hal_clock_reinitialize( &_freq, &_period, _old_hz )
124
 
125
//----------------------------------------------------------------------------
126
// Reset.
127
#define HAL_PLATFORM_RESET()                                               \
128
    CYG_MACRO_START                                                        \
129
    cyg_uint32 ctrl;                                                       \
130
                                                                           \
131
    /* By disabling interupts we will just hang in the loop below      */  \
132
    /* if for some reason the software reset fails.                    */  \
133
    HAL_DISABLE_INTERRUPTS(ctrl);                                          \
134
                                                                           \
135
    *ATU_PCSR = PCSR_RESET_I_BUS | PCSR_RESET_P_BUS;                       \
136
                                                                           \
137
    for(;;); /* hang here forever if reset fails */                        \
138
    CYG_MACRO_END
139
 
140
// Fallback (never really used)
141
#define HAL_PLATFORM_RESET_ENTRY 0x00000000
142
 
143
// EOF hal_var_ints.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.