OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [calmrisc32/] [arch/] [v2_0/] [include/] [arch.inc] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_ARCH_INC
2
#define CYGONCE_HAL_ARCH_INC
3
##=============================================================================
4
##
5
##      arch.inc
6
##
7
##      CalmRISC32 assembler header file
8
##
9
##=============================================================================
10
#####ECOSGPLCOPYRIGHTBEGIN####
11
## -------------------------------------------
12
## This file is part of eCos, the Embedded Configurable Operating System.
13
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
14
##
15
## eCos is free software; you can redistribute it and/or modify it under
16
## the terms of the GNU General Public License as published by the Free
17
## Software Foundation; either version 2 or (at your option) any later version.
18
##
19
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
20
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
21
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
22
## for more details.
23
##
24
## You should have received a copy of the GNU General Public License along
25
## with eCos; if not, write to the Free Software Foundation, Inc.,
26
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
27
##
28
## As a special exception, if other files instantiate templates or use macros
29
## or inline functions from this file, or you compile this file and link it
30
## with other works to produce a work based on this file, this file does not
31
## by itself cause the resulting work to be covered by the GNU General Public
32
## License. However the source code for this file must still be made available
33
## in accordance with section (3) of the GNU General Public License.
34
##
35
## This exception does not invalidate any other reasons why a work based on
36
## this file might be covered by the GNU General Public License.
37
##
38
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
39
## at http://sources.redhat.com/ecos/ecos-license/
40
## -------------------------------------------
41
#####ECOSGPLCOPYRIGHTEND####
42
##=============================================================================
43
#######DESCRIPTIONBEGIN####
44
##
45
## Author(s):   msalter
46
## Contributors:        nickg, dmoseley
47
## Date:        1997-10-16
48
## Purpose:     Architecture definitions.
49
## Description: This file contains various definitions and macros that are
50
##              useful for writing assembly code for the CalmRISC32 CPU family.
51
## Usage:
52
##              #include 
53
##              ...
54
##
55
##
56
######DESCRIPTIONEND####
57
##
58
##=============================================================================
59
 
60
#include 
61
 
62
#include 
63
 
64
##-----------------------------------------------------------------------------
65
## CalmRISC32 thread and interrupt saved state. This must match the layout of
66
## the HAL_SavedRegisters in hal_arch.h. Do not change this without changing
67
## the layout there, or viceversa.
68
 
69
 
70
##-----------------------------------------------------------------------------
71
## CPU specific macros. These provide a common assembler interface to
72
## operations that may have CPU specific implementations on different
73
## variants of the architecture.
74
 
75
        # Initialize CPU
76
        .macro  hal_cpu_init
77
        .endm
78
 
79
        # Enable interrupts
80
        .macro hal_cpu_int_enable
81
        .endm
82
 
83
        # Disable interrupts
84
        .macro hal_cpu_int_disable
85
        .endm
86
 
87
#------------------------------------------------------------------------------
88
# MMU macros.
89
 
90
#ifndef CYGPKG_HAL_CALM32_MMU_DEFINED
91
 
92
        .macro  hal_mmu_init
93
        .endm
94
 
95
#endif
96
 
97
#------------------------------------------------------------------------------
98
# MEMC macros.
99
 
100
#ifndef CYGPKG_HAL_CALM32_MEMC_DEFINED
101
 
102
        .macro  hal_memc_init
103
        .endm
104
 
105
#endif
106
 
107
#------------------------------------------------------------------------------
108
# Cache macros.
109
 
110
#ifndef CYGPKG_HAL_CALM32_CACHE_DEFINED
111
 
112
        .macro  hal_cache_init
113
        .endm
114
#endif
115
 
116
 
117
#------------------------------------------------------------------------------
118
# Diagnostics macros.
119
 
120
#ifndef CYGPKG_HAL_CALM32_DIAG_DEFINED
121
 
122
        .macro  hal_diag_init
123
        .endm
124
 
125
        .macro  hal_diag_excpt_start
126
        .endm
127
 
128
        .macro  hal_diag_intr_start
129
        .endm
130
 
131
        .macro  hal_diag_restore
132
        .endm
133
#endif
134
 
135
#------------------------------------------------------------------------------
136
# Timer initialization.
137
 
138
#ifndef CYGPKG_HAL_CALM32_TIMER_DEFINED
139
 
140
        .macro  hal_timer_init
141
        .endm
142
 
143
#endif
144
 
145
#------------------------------------------------------------------------------
146
# Monitor initialization.
147
 
148
#ifndef CYGPKG_HAL_CALM32_MON_DEFINED
149
 
150
        .macro  hal_mon_init
151
        .endm
152
 
153
#endif
154
 
155
#------------------------------------------------------------------------------
156
#endif // ifndef CYGONCE_HAL_ARCH_INC
157
# end of arch.inc

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.