OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [calmrisc32/] [arch/] [v2_0/] [include/] [calm32-regs.h] - Blame information for rev 232

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_CALM32_REGS_H
2
#define CYGONCE_HAL_CALM32_REGS_H
3
//========================================================================
4
//
5
//      calm32-regs.h
6
//
7
//      Register defines for CalmRISC 16 processors
8
//
9
//========================================================================
10
//####ECOSGPLCOPYRIGHTBEGIN####
11
// -------------------------------------------
12
// This file is part of eCos, the Embedded Configurable Operating System.
13
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
14
//
15
// eCos is free software; you can redistribute it and/or modify it under
16
// the terms of the GNU General Public License as published by the Free
17
// Software Foundation; either version 2 or (at your option) any later version.
18
//
19
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
20
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
21
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
22
// for more details.
23
//
24
// You should have received a copy of the GNU General Public License along
25
// with eCos; if not, write to the Free Software Foundation, Inc.,
26
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
27
//
28
// As a special exception, if other files instantiate templates or use macros
29
// or inline functions from this file, or you compile this file and link it
30
// with other works to produce a work based on this file, this file does not
31
// by itself cause the resulting work to be covered by the GNU General Public
32
// License. However the source code for this file must still be made available
33
// in accordance with section (3) of the GNU General Public License.
34
//
35
// This exception does not invalidate any other reasons why a work based on
36
// this file might be covered by the GNU General Public License.
37
//
38
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
39
// at http://sources.redhat.com/ecos/ecos-license/
40
// -------------------------------------------
41
//####ECOSGPLCOPYRIGHTEND####
42
//========================================================================
43
//#####DESCRIPTIONBEGIN####
44
//
45
// Author(s):     Red Hat, msalter
46
// Contributors:  Red Hat, msalter
47
// Date:          2001-02-12
48
// Purpose:       
49
// Description:   Register defines for CalmRISC 16 processors
50
// Usage:         
51
//
52
//####DESCRIPTIONEND####
53
//
54
//========================================================================
55
 
56
#include <pkgconf/hal.h>
57
 
58
#ifdef CYGARC_HAL_COMMON_EXPORT_CPU_MACROS
59
 
60
// This value must agree with NUMREGS in calm32-stub.h.
61
 
62
#define NUM_REGS 23
63
 
64
#define REG_SIZE 4
65
 
66
// Status register fields
67
#define SR_T            0x00000001      // TRUE flag
68
#define SR_V            0x00000008      // Overflow flag
69
#define SR_Z0           0x00000010      // R6 Zero flag
70
#define SR_Z1           0x00000020      // R7 Zero flag.
71
#define SR_DS           0x00000040      // Divisor sign
72
#define SR_QT           0x00000080      // Quotient
73
#define SR_BX           0x00001000      // Byte sign extension
74
#define SR_HX           0x00002000      // Halfword sign extension
75
#define SR_SYSX_MASK    0x000f0000      // system extension
76
#define SR_SYSX_SHIFT   16
77
#define SR_IE           0x01000000      // IRQ enable
78
#define SR_FE           0x02000000      // FIQ enable
79
#define SR_TE           0x04000000      // Trace enable
80
#define SR_BS           0x10000000      // FIQ enable
81
#define SR_RS0          0x20000000      // Register bank select
82
#define SR_RS1          0x40000000      // Register bank select
83
#define SR_PM           0x80000000      // Privilege mode
84
 
85
#endif // ifdef CYGARC_HAL_COMMON_EXPORT_CPU_MACROS
86
 
87
#endif // ifndef CYGONCE_HAL_CALM32_REGS_H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.