OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [h8300/] [arch/] [v2_0/] [include/] [arch.inc] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_ARCH_INC
2
#define CYGONCE_HAL_ARCH_INC
3
##=============================================================================
4
##
5
##      arch.inc
6
##
7
##      H8/300 assembler header file
8
##
9
##=============================================================================
10
#####ECOSGPLCOPYRIGHTBEGIN####
11
## -------------------------------------------
12
## This file is part of eCos, the Embedded Configurable Operating System.
13
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
14
##
15
## eCos is free software; you can redistribute it and/or modify it under
16
## the terms of the GNU General Public License as published by the Free
17
## Software Foundation; either version 2 or (at your option) any later version.
18
##
19
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
20
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
21
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
22
## for more details.
23
##
24
## You should have received a copy of the GNU General Public License along
25
## with eCos; if not, write to the Free Software Foundation, Inc.,
26
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
27
##
28
## As a special exception, if other files instantiate templates or use macros
29
## or inline functions from this file, or you compile this file and link it
30
## with other works to produce a work based on this file, this file does not
31
## by itself cause the resulting work to be covered by the GNU General Public
32
## License. However the source code for this file must still be made available
33
## in accordance with section (3) of the GNU General Public License.
34
##
35
## This exception does not invalidate any other reasons why a work based on
36
## this file might be covered by the GNU General Public License.
37
##
38
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
39
## at http://sources.redhat.com/ecos/ecos-license/
40
## -------------------------------------------
41
#####ECOSGPLCOPYRIGHTEND####
42
##=============================================================================
43
#######DESCRIPTIONBEGIN####
44
##
45
## Author(s):   yoshinori sato
46
## Contributors:        yoshinori sato
47
## Date:        2002-02-14
48
## Purpose:     Architecture definitions.
49
## Description: This file contains various definitions and macros that are
50
##              useful for writing assembly code for the H8300 CPU family.
51
## Usage:
52
##              #include 
53
##              ...
54
##
55
##
56
######DESCRIPTIONEND####
57
##
58
##=============================================================================
59
 
60
#include 
61
 
62
#include 
63
 
64
##-----------------------------------------------------------------------------
65
## CPU specific macros. These provide a common assembler interface to
66
## operations that may have CPU specific implementations on different
67
## variants of the architecture.
68
 
69
#ifndef CYGPKG_HAL_H8300_CPU_INIT_DEFINED
70
        # Initialize CPU
71
        .macro  hal_cpu_init
72
        # Set up the PSW
73
        ldc     #0xc0,ccr
74
        .endm
75
#endif
76
 
77
        # Enable interrupts
78
        .macro hal_cpu_int_enable
79
        andc    #0x3f,ccr
80
        .endm
81
 
82
        # Disable interrupts
83
        .macro hal_cpu_int_disable
84
        orc     #0xc0,ccr
85
        .endm
86
 
87
        # Merge the interrupt enable state of the status register in
88
        # \sr with the current sr.
89
        .macro  hal_cpu_int_merge sr wk=r0l
90
        and.b   #0xc0,\sr
91
        stc     ccr,\wk
92
        bclr    #7,\wk
93
        or      \sr,\wk
94
        ldc     \wk,ccr
95
        .endm
96
 
97
        # Enable further exception processing, and disable
98
        # interrupt processing.
99
        .macro hal_cpu_except_enable
100
        .endm
101
 
102
        # Return from exception.
103
        .macro  hal_cpu_eret pc,sr
104
        .endm
105
 
106
##-----------------------------------------------------------------------------
107
# Default interrupt decoding macros.
108
 
109
#ifndef CYGPKG_HAL_H8300_INTC_DEFINED
110
 
111
#ifndef CYGPKG_HAL_H8300_INTC_INIT_DEFINED
112
        # initialize all interrupts to disabled
113
        .macro  hal_intc_init
114
        .endm
115
#endif
116
 
117
        .macro  hal_intc_decode vnum
118
        .endm
119
 
120
#endif
121
 
122
#------------------------------------------------------------------------------
123
# MMU macros.
124
 
125
#ifndef CYGPKG_HAL_H8300_MMU_DEFINED
126
 
127
        .macro  hal_mmu_init
128
        .endm
129
 
130
#endif
131
 
132
#------------------------------------------------------------------------------
133
# MEMC macros.
134
 
135
#ifndef CYGPKG_HAL_H8300_MEMC_DEFINED
136
 
137
        .macro  hal_memc_init
138
        .endm
139
 
140
#endif
141
 
142
#------------------------------------------------------------------------------
143
# Cache macros.
144
 
145
#ifndef CYGPKG_HAL_H8300_CACHE_DEFINED
146
 
147
        .macro  hal_cache_init
148
        .endm
149
 
150
#endif
151
 
152
#------------------------------------------------------------------------------
153
# Diagnostics macros.
154
 
155
#ifndef CYGPKG_HAL_H8300_DIAG_DEFINED
156
 
157
        .macro  hal_diag_init
158
        .endm
159
 
160
        .macro  hal_diag_excpt_start
161
        .endm
162
 
163
        .macro  hal_diag_intr_start
164
        .endm
165
 
166
        .macro  hal_diag_restore
167
        .endm
168
 
169
        .macro  hal_diag_data
170
        .endm
171
#endif
172
 
173
#------------------------------------------------------------------------------
174
# Timer initialization.
175
 
176
#ifndef CYGPKG_HAL_H8300_TIMER_DEFINED
177
 
178
        .macro  hal_timer_init
179
        .endm
180
 
181
#endif
182
 
183
#------------------------------------------------------------------------------
184
# Monitor initialization.
185
 
186
#ifndef CYGPKG_HAL_H8300_MON_DEFINED
187
 
188
        .macro  hal_mon_init
189
        .endm
190
 
191
#endif
192
 
193
#------------------------------------------------------------------------------
194
#endif // ifndef CYGONCE_HAL_ARCH_INC
195
# end of arch.inc

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.