OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [h8300/] [arch/] [v2_0/] [include/] [hal_cache.h] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_CACHE_H
2
#define CYGONCE_HAL_CACHE_H
3
 
4
//=============================================================================
5
//
6
//      hal_cache.h
7
//
8
//      HAL cache control API
9
//
10
//=============================================================================
11
//####ECOSGPLCOPYRIGHTBEGIN####
12
// -------------------------------------------
13
// This file is part of eCos, the Embedded Configurable Operating System.
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under
17
// the terms of the GNU General Public License as published by the Free
18
// Software Foundation; either version 2 or (at your option) any later version.
19
//
20
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
21
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
22
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
23
// for more details.
24
//
25
// You should have received a copy of the GNU General Public License along
26
// with eCos; if not, write to the Free Software Foundation, Inc.,
27
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
28
//
29
// As a special exception, if other files instantiate templates or use macros
30
// or inline functions from this file, or you compile this file and link it
31
// with other works to produce a work based on this file, this file does not
32
// by itself cause the resulting work to be covered by the GNU General Public
33
// License. However the source code for this file must still be made available
34
// in accordance with section (3) of the GNU General Public License.
35
//
36
// This exception does not invalidate any other reasons why a work based on
37
// this file might be covered by the GNU General Public License.
38
//
39
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
40
// at http://sources.redhat.com/ecos/ecos-license/
41
// -------------------------------------------
42
//####ECOSGPLCOPYRIGHTEND####
43
//=============================================================================
44
//#####DESCRIPTIONBEGIN####
45
//
46
// Author(s):   yoshinori sato
47
// Contributors:        yoshinori sato
48
// Date:        2002-02-13
49
// Purpose:     Cache control API
50
// Description: The macros defined here provide the HAL APIs for handling
51
//              cache control operations.
52
// Usage:
53
//              #include <cyg/hal/hal_cache.h>
54
//              ...
55
//              
56
//
57
//####DESCRIPTIONEND####
58
//
59
//=============================================================================
60
 
61
#include <pkgconf/hal.h>
62
#include <cyg/infra/cyg_type.h>
63
 
64
 
65
 
66
//-----------------------------------------------------------------------------
67
// Cache dimensions
68
 
69
// Data cache
70
#define HAL_DCACHE_SIZE                 0       // Size of data cache in bytes
71
#define HAL_DCACHE_LINE_SIZE            0       // Size of a data cache line
72
#define HAL_DCACHE_WAYS                 0       // Associativity of the cache
73
 
74
// Instruction cache
75
#define HAL_ICACHE_SIZE                 0       // Size of cache in bytes
76
#define HAL_ICACHE_LINE_SIZE            0       // Size of a cache line
77
#define HAL_ICACHE_WAYS                 0       // Associativity of the cache
78
 
79
#define HAL_DCACHE_SETS (HAL_DCACHE_SIZE/(HAL_DCACHE_LINE_SIZE*HAL_DCACHE_WAYS))
80
#define HAL_ICACHE_SETS (HAL_ICACHE_SIZE/(HAL_ICACHE_LINE_SIZE*HAL_ICACHE_WAYS))
81
 
82
//-----------------------------------------------------------------------------
83
// Global control of data cache
84
 
85
// Enable the data cache
86
#define HAL_DCACHE_ENABLE()
87
 
88
// Disable the data cache
89
#define HAL_DCACHE_DISABLE()
90
 
91
// Invalidate the entire cache
92
#define HAL_DCACHE_INVALIDATE_ALL()
93
 
94
// Synchronize the contents of the cache with memory.
95
#define HAL_DCACHE_SYNC()
96
 
97
// Set the data cache refill burst size
98
//#define HAL_DCACHE_BURST_SIZE(_size_)
99
 
100
// Set the data cache write mode
101
//#define HAL_DCACHE_WRITE_MODE( _mode_ )
102
 
103
// Load the contents of the given address range into the data cache
104
// and then lock the cache so that it stays there.
105
//#define HAL_DCACHE_LOCK(_base_, _size_)
106
 
107
// Undo a previous lock operation
108
//#define HAL_DCACHE_UNLOCK(_base_, _size_)
109
 
110
// Unlock entire cache
111
//#define HAL_DCACHE_UNLOCK_ALL()
112
 
113
//-----------------------------------------------------------------------------
114
// Data cache line control
115
 
116
// Allocate cache lines for the given address range without reading its
117
// contents from memory.
118
//#define HAL_DCACHE_ALLOCATE( _base_ , _size_ )
119
 
120
// Write dirty cache lines to memory and invalidate the cache entries
121
// for the given address range.
122
//#define HAL_DCACHE_FLUSH( _base_ , _size_ )
123
 
124
// Invalidate cache lines in the given range without writing to memory.
125
//#define HAL_DCACHE_INVALIDATE( _base_ , _size_ )
126
 
127
// Write dirty cache lines to memory for the given address range.
128
//#define HAL_DCACHE_STORE( _base_ , _size_ )
129
 
130
// Preread the given range into the cache with the intention of reading
131
// from it later.
132
//#define HAL_DCACHE_READ_HINT( _base_ , _size_ )
133
 
134
// Preread the given range into the cache with the intention of writing
135
// to it later.
136
//#define HAL_DCACHE_WRITE_HINT( _base_ , _size_ )
137
 
138
// Allocate and zero the cache lines associated with the given range.
139
//#define HAL_DCACHE_ZERO( _base_ , _size_ )
140
 
141
//-----------------------------------------------------------------------------
142
// Global control of Instruction cache
143
 
144
// Enable the instruction cache
145
#define HAL_ICACHE_ENABLE()
146
 
147
// Disable the instruction cache
148
#define HAL_ICACHE_DISABLE()
149
 
150
// Invalidate the entire cache
151
#define HAL_ICACHE_INVALIDATE_ALL()
152
 
153
// Synchronize the contents of the cache with memory.
154
#define HAL_ICACHE_SYNC()
155
 
156
// Set the instruction cache refill burst size
157
//#define HAL_ICACHE_BURST_SIZE(_size_)
158
 
159
// Load the contents of the given address range into the instruction cache
160
// and then lock the cache so that it stays there.
161
//#define HAL_ICACHE_LOCK(_base_, _size_)
162
 
163
// Undo a previous lock operation
164
//#define HAL_ICACHE_UNLOCK(_base_, _size_)
165
 
166
// Unlock entire cache
167
//#define HAL_ICACHE_UNLOCK_ALL()
168
 
169
//-----------------------------------------------------------------------------
170
// Instruction cache line control
171
 
172
// Invalidate cache lines in the given range without writing to memory.
173
//#define HAL_ICACHE_INVALIDATE( _base_ , _size_ )
174
 
175
#endif
176
 
177
 
178
//-----------------------------------------------------------------------------
179
// Check that a supported configuration has actually defined some macros.
180
 
181
#ifndef HAL_DCACHE_ENABLE
182
 
183
#error Unsupported H8300 configuration
184
 
185
#endif
186
 
187
//-----------------------------------------------------------------------------
188
// End of hal_cache.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.