OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [h8300/] [sim/] [v2_0/] [include/] [pkgconf/] [mlt_h8300_h8300h_sim_ram.ldi] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
// eCos memory layout - Fri Oct 20 08:25:16 2000
2
 
3
// This is a generated file - do not edit
4
 
5
#include 
6
 
7
OUTPUT_FORMAT("elf32-h8300")
8
OUTPUT_ARCH(h8300h)
9
 
10
MEMORY
11
{
12
    ram : ORIGIN = 0x000000, LENGTH = 0x200000
13
}
14
 
15
SECTIONS
16
{
17
    SECTIONS_BEGIN
18
    SECTION_rom_vectors (ram, 0x000000, LMA_EQ_VMA)
19
    SECTION_text (ram, ALIGN (0x1), LMA_EQ_VMA)
20
    SECTION_fini (ram, ALIGN (0x1), LMA_EQ_VMA)
21
    SECTION_rodata (ram, ALIGN (0x1), LMA_EQ_VMA)
22
    SECTION_rodata1 (ram, ALIGN (0x1), LMA_EQ_VMA)
23
    SECTION_fixup (ram, ALIGN (0x1), LMA_EQ_VMA)
24
    SECTION_gcc_except_table (ram, ALIGN (0x1), LMA_EQ_VMA)
25
    SECTION_int_fook_table (ram, ALIGN (0x1), LMA_EQ_VMA)
26
    SECTION_data (ram, ALIGN (0x4), LMA_EQ_VMA)
27
    SECTION_bss (ram, ALIGN (0x4), LMA_EQ_VMA)
28
    CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);
29
    SECTIONS_END
30
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.