OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [i386/] [arch/] [v2_0/] [include/] [i386.inc] - Blame information for rev 27

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
##=============================================================================
2
##
3
##      i386.inc
4
##
5
##      i386 assembler header file
6
##
7
##=============================================================================
8
#####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later version.
16
##
17
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
## for more details.
21
##
22
## You should have received a copy of the GNU General Public License along
23
## with eCos; if not, write to the Free Software Foundation, Inc.,
24
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
##
26
## As a special exception, if other files instantiate templates or use macros
27
## or inline functions from this file, or you compile this file and link it
28
## with other works to produce a work based on this file, this file does not
29
## by itself cause the resulting work to be covered by the GNU General Public
30
## License. However the source code for this file must still be made available
31
## in accordance with section (3) of the GNU General Public License.
32
##
33
## This exception does not invalidate any other reasons why a work based on
34
## this file might be covered by the GNU General Public License.
35
##
36
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
## at http://sources.redhat.com/ecos/ecos-license/
38
## -------------------------------------------
39
#####ECOSGPLCOPYRIGHTEND####
40
##=============================================================================
41
#######DESCRIPTIONBEGIN####
42
##
43
## Author(s):   jskov
44
## Contributors:jskov
45
## Date:        1999-01-20
46
## Purpose:     i386 definitions.
47
## Description: This file contains various definitions and macros that are
48
##              useful for writing assembly code for the i386
49
## Usage:
50
##              #include 
51
##              ...
52
##
53
##
54
######DESCRIPTIONEND####
55
##
56
##=============================================================================
57
 
58
#------------------------------------------------------------------------------
59
# Exception, interrupt and thread context save area layout
60
# The layout of this structure is also defined in "hal_arch.h", for C
61
# code. Do not change this without changing that (or vice versa).
62
 
63
        # See SYSV ABI4, i386 supplement (page 37-38)
64
        # http://www.mit.edu/afs/sipb/contrib/doc/specs/software/sysv-abi/i386-psABI-4.pdf
65
 
66
        # Callee save registers (eax, ecx, and edx are scratch registers)
67
 
68
#ifdef CYGHWR_HAL_I386_FPU
69
#ifdef CYGHWR_HAL_I386_FPU_SWITCH_LAZY
70
        .equ    i386reg_fpucontext,     0
71
        .equ    i386reg_edi,            i386reg_fpucontext+4
72
#else
73
        .equ    i386reg_fpstate_valid,  0
74
        .equ    i386reg_fpstate,        i386reg_fpstate_valid+4
75
#ifdef CYGHWR_HAL_I386_PENTIUM_SSE
76
        .equ    i386reg_simd_xmm0,      i386reg_fpstate+108
77
        .equ    i386reg_simd_xmm1,      i386reg_simd_xmm0+16
78
        .equ    i386reg_simd_xmm2,      i386reg_simd_xmm1+16
79
        .equ    i386reg_simd_xmm3,      i386reg_simd_xmm2+16
80
        .equ    i386reg_simd_xmm4,      i386reg_simd_xmm3+16
81
        .equ    i386reg_simd_xmm5,      i386reg_simd_xmm4+16
82
        .equ    i386reg_simd_xmm6,      i386reg_simd_xmm5+16
83
        .equ    i386reg_simd_xmm7,      i386reg_simd_xmm6+16
84
        .equ    i386reg_simd_mxcsr,     i386reg_simd_xmm7+16
85
        .equ    i386reg_fpstate_size,   i386reg_simd_mxcsr+4
86
#else
87
        .equ    i386reg_fpstate_size,   i386reg_fpstate+108
88
#endif
89
        .equ    i386reg_edi,            i386reg_fpstate_size
90
#endif
91
#else
92
        .equ    i386reg_edi,            0
93
# endif
94
        .equ    i386reg_esi,            i386reg_edi+4
95
        .equ    i386reg_ebp,            i386reg_esi+4
96
        .equ    i386reg_esp,            i386reg_ebp+4
97
        .equ    i386reg_ebx,            i386reg_esp+4
98
        .equ    i386reg_edx,            i386reg_ebx+4
99
        .equ    i386reg_ecx,            i386reg_edx+4
100
        .equ    i386reg_eax,            i386reg_ecx+4
101
        .equ    i386reg_vector,         i386reg_eax+4
102
        .equ    i386reg_eip,            i386reg_vector+4
103
        .equ    i386reg_cs,             i386reg_eip+4
104
        .equ    i386reg_eflags,         i386reg_cs+4
105
        .equ    i386reg_context_size,   i386reg_eflags+4
106
 
107
 
108
#if defined(CYGHWR_HAL_I386_FPU) && defined(CYGHWR_HAL_I386_FPU_SWITCH_LAZY)
109
        .equ    i386reg_fpucontext_valid,       0
110
        .equ    i386reg_fpucontext_state,       i386reg_fpucontext_valid+4
111
#ifdef CYGHWR_HAL_I386_PENTIUM_SSE
112
        .equ    i386reg_simd_xmm0,              i386reg_fpucontext_state+108
113
        .equ    i386reg_simd_xmm1,              i386reg_simd_xmm0+16
114
        .equ    i386reg_simd_xmm2,              i386reg_simd_xmm1+16
115
        .equ    i386reg_simd_xmm3,              i386reg_simd_xmm2+16
116
        .equ    i386reg_simd_xmm4,              i386reg_simd_xmm3+16
117
        .equ    i386reg_simd_xmm5,              i386reg_simd_xmm4+16
118
        .equ    i386reg_simd_xmm6,              i386reg_simd_xmm5+16
119
        .equ    i386reg_simd_xmm7,              i386reg_simd_xmm6+16
120
        .equ    i386reg_simd_mxcsr,             i386reg_simd_xmm7+16
121
        .equ    i386reg_fpucontext_size,        i386reg_simd_mxcsr+4
122
#else
123
        .equ    i386reg_fpucontext_size,        i386reg_fpucontext_state+108
124
#endif
125
#endif
126
 
127
#------------------------------------------------------------------------------
128
# end of i386.inc

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.