OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [i386/] [pc/] [v2_0/] [include/] [pkgconf/] [mlt_i386_pc_rom.ldi] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
// eCos memory layout - Fri Oct 20 08:16:03 2000
2
 
3
// This is a generated file - do not edit
4
 
5
#include 
6
 
7
MEMORY
8
{
9
    ram : ORIGIN = 0x00000, LENGTH = 0xa0000
10
    rom : ORIGIN = 0xf0000, LENGTH = 0x0ff00
11
}
12
 
13
SECTIONS
14
{
15
    SECTIONS_BEGIN
16
    SECTION_vectors (rom, 0xf0000, LMA_EQ_VMA)
17
    SECTION_text (rom, ALIGN (0x4), LMA_EQ_VMA)
18
    SECTION_fini (rom, ALIGN (0x4), LMA_EQ_VMA)
19
    SECTION_rodata1 (rom, ALIGN (0x8), LMA_EQ_VMA)
20
    SECTION_rodata (rom, ALIGN (0x8), LMA_EQ_VMA)
21
    SECTION_data (ram, 0x02000, FOLLOWING(.rodata))
22
    SECTION_fixup (ram, ALIGN (0x4), LMA_EQ_VMA)
23
    SECTION_gcc_except_table (ram, ALIGN (0x1), LMA_EQ_VMA)
24
    SECTION_rel__got (ram, ALIGN (0x1), LMA_EQ_VMA)
25
    SECTION_sbss (ram, ALIGN (0x4), LMA_EQ_VMA)
26
    SECTION_bss (ram, ALIGN (0x10), LMA_EQ_VMA)
27
    CYG_LABEL_DEFN(__pci_window) = ALIGN(0x10); . = CYG_LABEL_DEFN(__pci_window) + 0x64000;
28
    CYG_LABEL_DEFN(__heap1) = ALIGN (0x8);
29
    SECTIONS_END
30
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.