OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [m68k/] [mcf52xx/] [mcf5272/] [proc/] [v2_0/] [include/] [proc_arch.h] - Blame information for rev 307

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
#ifndef CYGONCE_HAL_PROC_ARCH_H
2
#define CYGONCE_HAL_PROC_ARCH_H
3
//=============================================================================
4
//
5
//      proc_arch.h
6
//
7
//      Processor variant specific abstractions
8
//
9
//=============================================================================
10
//####ECOSGPLCOPYRIGHTBEGIN####
11
// -------------------------------------------
12
// This file is part of eCos, the Embedded Configurable Operating System.
13
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
14
//
15
// eCos is free software; you can redistribute it and/or modify it under
16
// the terms of the GNU General Public License as published by the Free
17
// Software Foundation; either version 2 or (at your option) any later version.
18
//
19
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
20
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
21
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
22
// for more details.
23
//
24
// You should have received a copy of the GNU General Public License along
25
// with eCos; if not, write to the Free Software Foundation, Inc.,
26
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
27
//
28
// As a special exception, if other files instantiate templates or use macros
29
// or inline functions from this file, or you compile this file and link it
30
// with other works to produce a work based on this file, this file does not
31
// by itself cause the resulting work to be covered by the GNU General Public
32
// License. However the source code for this file must still be made available
33
// in accordance with section (3) of the GNU General Public License.
34
//
35
// This exception does not invalidate any other reasons why a work based on
36
// this file might be covered by the GNU General Public License.
37
//
38
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
39
// at http://sources.redhat.com/ecos/ecos-license/
40
// -------------------------------------------
41
//####ECOSGPLCOPYRIGHTEND####
42
//=============================================================================
43
 
44
#include <pkgconf/hal.h>
45
#include <cyg/infra/cyg_type.h>
46
 
47
#include <cyg/hal/mcf5272_sim.h>
48
//#include <cyg/hal/hal_memmap.h>
49
 
50
// Declare the global pointer to the SIM registers.
51
// Everyone should use the MCF5272_SIM macro so it can be easily changed.
52
externC volatile mcf5272_sim_t * const mcf5272_sim_p;
53
#define MCF5272_SIM mcf5272_sim_p
54
//#define MCF5272_SIM ((volatile mcf5272_sim_t *) MCF5272_MBAR)
55
 
56
/* ************************************************************************ */
57
/* These routines write to  the special purpose  registers in the  ColdFire */
58
/* core.  Since these registers are write-only in the supervisor model,  no */
59
/* corresponding read routines exist.                                       */
60
 
61
externC void mcf5272_wr_mbar(CYG_WORD32);
62
 
63
//-----------------------------------------------------------------------------
64
#endif // CYGONCE_HAL_PROC_ARCH_H
65
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.