OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [mips/] [arch/] [v2_0/] [cdl/] [hal_mips.cdl] - Blame information for rev 565

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
# ====================================================================
2
#
3
#      hal_mips.cdl
4
#
5
#      MIPS architectural HAL package configuration data
6
#
7
# ====================================================================
8
#####ECOSGPLCOPYRIGHTBEGIN####
9
## -------------------------------------------
10
## This file is part of eCos, the Embedded Configurable Operating System.
11
## Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
##
13
## eCos is free software; you can redistribute it and/or modify it under
14
## the terms of the GNU General Public License as published by the Free
15
## Software Foundation; either version 2 or (at your option) any later version.
16
##
17
## eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
## WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
## for more details.
21
##
22
## You should have received a copy of the GNU General Public License along
23
## with eCos; if not, write to the Free Software Foundation, Inc.,
24
## 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
##
26
## As a special exception, if other files instantiate templates or use macros
27
## or inline functions from this file, or you compile this file and link it
28
## with other works to produce a work based on this file, this file does not
29
## by itself cause the resulting work to be covered by the GNU General Public
30
## License. However the source code for this file must still be made available
31
## in accordance with section (3) of the GNU General Public License.
32
##
33
## This exception does not invalidate any other reasons why a work based on
34
## this file might be covered by the GNU General Public License.
35
##
36
## Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
## at http://sources.redhat.com/ecos/ecos-license/
38
## -------------------------------------------
39
#####ECOSGPLCOPYRIGHTEND####
40
# ====================================================================
41
######DESCRIPTIONBEGIN####
42
#
43
# Author(s):      jskov
44
# Original data:  bartv, nickg
45
# Contributors:
46
# Date:           1999-11-02
47
#
48
#####DESCRIPTIONEND####
49
#
50
# ====================================================================
51
 
52
cdl_package CYGPKG_HAL_MIPS {
53
    display "MIPS architecture"
54
    parent        CYGPKG_HAL
55
    hardware
56
    include_dir   cyg/hal
57
    define_header hal_mips.h
58
    description   "
59
        The MIPS architecture HAL package provides generic support
60
        for this processor architecture. It is also necessary to
61
        select a CPU variant and a specific target platform HAL
62
        package."
63
 
64
    cdl_interface CYGINT_HAL_MIPS_VARIANT {
65
        display  "Number of variant implementations in this configuration"
66
        requires 1 == CYGINT_HAL_MIPS_VARIANT
67
    }
68
 
69
    compile       hal_misc.c context.S mips-stub.c mipsfp.c
70
    compile       hal_syscall.c
71
 
72
    make {
73
        /lib/vectors.o : /src/vectors.S
74
        $(CC) -Wp,-MD,vectors.tmp $(INCLUDE_PATH) $(CFLAGS) -c -o $@ $<
75
        @echo $@ ": \\" > $(notdir $@).deps
76
        @tail +2 vectors.tmp >> $(notdir $@).deps
77
        @echo >> $(notdir $@).deps
78
        @rm vectors.tmp
79
    }
80
 
81
    define_proc {
82
        puts $::cdl_header "#define HAL_ARCH_PROGRAM_NEW_STACK hal_arch_program_new_stack"
83
    }
84
 
85
    cdl_option CYGHWR_HAL_MIPS_CPU_FREQ {
86
        display "CPU frequency"
87
        flavor  data
88
        legal_values 0 to 1000000
89
        default_value 50
90
        description "
91
           This option contains the frequency of the CPU in MegaHertz.
92
           Choose the frequency to match the processor you have. This
93
           may affect thing like serial device, interval clock and
94
           memory access speed settings."
95
    }
96
 
97
    cdl_option CYGDBG_HAL_MIPS_DEBUG_GDB_CTRLC_SUPPORT {
98
        display "Architecture GDB CTRLC support"
99
        calculated { CYGDBG_HAL_DEBUG_GDB_CTRLC_SUPPORT || CYGDBG_HAL_DEBUG_GDB_BREAK_SUPPORT }
100
        active_if { CYGINT_HAL_DEBUG_GDB_CTRLC_UNSUPPORTED == 0 }
101
        description "
102
            If either the CTRLC or BREAK support options in hal.h are set
103
            then set our own option to turn on shared generic support for
104
            control C handling."
105
    }
106
 
107
    cdl_option CYGSEM_HAL_MIPS_EMULATE_UNIMPLEMENTED_FPU_OPS {
108
        display  "Emulate unimplemented FPU opcodes"
109
        flavor   bool
110
        default_value 1
111
        description "
112
           Enabling this option will include a hook in the exception
113
           processing so that Unimplemented Operation FPU exceptions
114
           may be handled. This option has no effect if there is no
115
           hardware floating-point unit. Note that not all situations
116
           in which an exception is raised may be handled. If not, the
117
           exception will be passed on as normal through the standard
118
           exception delivery mechanism."
119
    }
120
 
121
    cdl_interface CYGINT_HAL_MIPS_STUB_REPRESENT_32BIT_AS_64BIT {
122
        display  "Represent 32-bit registers as 64-bit to GDB"
123
        flavor booldata
124
        description "
125
        This interface may be implemented by MIPS variant or platform HALs
126
        to instruct the MIPS stub to interwork correctly with GDB which
127
        expects 64-bit register values, even in application code which has
128
        been compiled as 32-bit.  Do not use this for real 64-bit code."
129
    }
130
 
131
    cdl_interface CYGINT_HAL_MIPS_INTERRUPT_RETURN_KEEP_SR_IM {
132
        display  "Interrupt return keeps interrupt mask bits in SR"
133
        description "
134
        On some MIPS variants, the status register (SR) contains a number
135
        of interrupt mask bits (IM\[0..7\]).  Default behavior is to restore
136
        the whole SR over an interrupt.  This means that if the ISR
137
        modifies those bits, the change is lost when the interrupt returns.
138
        If this interface is implemented, changes made to the SR IM bits by
139
        an ISR will instead be preserved.
140
        Variants whose HAL_INTERRUPT_MASK() routines (et al) modify the IM
141
        bits in the SR should implement this interface to get the necessary
142
        preserving behavior."
143
    }
144
 
145
    cdl_component CYGPKG_REDBOOT_MIPS_OPTIONS {
146
        display       "Redboot for MIPS options"
147
        flavor        none
148
        no_define
149
        parent        CYGPKG_REDBOOT
150
        active_if     CYGPKG_REDBOOT
151
        description   "
152
            This option lists the target's requirements for a valid Redboot
153
            configuration."
154
 
155
        cdl_component CYGSEM_REDBOOT_MIPS_LINUX_BOOT {
156
            active_if      CYGBLD_BUILD_REDBOOT_WITH_EXEC
157
            display        "Support booting Linux via RedBoot"
158
            flavor         bool
159
            default_value  1
160
            description    "
161
               This option allows RedBoot to support booting of a Linux kernel."
162
            compile -library=libextras.a redboot_linux_exec.c
163
 
164
            cdl_option CYGDAT_REDBOOT_MIPS_LINUX_BOOT_ENTRY {
165
                display        "Default kernel entry address"
166
                flavor         data
167
                default_value  0x80100750
168
            }
169
 
170
            cdl_option CYGDAT_REDBOOT_MIPS_LINUX_BOOT_ARGV_ADDR {
171
                display        "Default argv address"
172
                flavor         data
173
                default_value  0x80080000
174
            }
175
 
176
            cdl_option CYGDAT_REDBOOT_MIPS_LINUX_BOOT_COMMAND_LINE {
177
                display        "Default COMMAND_LINE"
178
                flavor         data
179
                default_value  { "" }
180
            }
181
        }
182
    }
183
 
184
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.