OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [mips/] [malta/] [v2_0/] [ChangeLog] - Blame information for rev 590

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
2002-08-06  Gary Thomas  
2
2002-08-06  Motoya Kurotsu 
3
 
4
        * src/ser16c550c.c: I/O channel data can't be constant - contains
5
        timeout information which can be changed.
6
 
7
2002-02-11  Jesper Skov  
8
 
9
        * include/platform.inc: Added hal_intc_translate that knows about
10
        the special trampoline code.
11
 
12
        * include/plf_intr.h: Updated comment.
13
 
14
2002-02-05  Jesper Skov  
15
 
16
        * include/plf_intr.h: Always define the vectors, regardless of
17
        chaining configuration.
18
 
19
2002-01-31  Jesper Skov  
20
 
21
        * src/platform.S (hal_isr_springboard_southbridge): Apply mask to
22
        interrupt flags - I've seen requests set for masked
23
        interrupts. Also don't check the slave controller unless the
24
        cascade request is set.
25
 
26
2001-12-06  Nick Garnett  
27
 
28
        * images/redboot_RAM_5kc.elf
29
        * images/redboot_RAM_5kc.srec
30
        * images/redboot_ROM_5kc.elf
31
        * images/redboot_ROM_5kc.fl
32
        * images/redboot_ROM_5kc.srec
33
        Added these images for 5kc target.
34
 
35
        * images/redboot_RAM.elf
36
        * images/redboot_RAM.srec
37
        * images/redboot_ROM.elf
38
        * images/redboot_ROM.fl
39
        * images/redboot_ROM.srec
40
        Updated these images to match the 5kc ones. These images are for
41
        Malta boards with the 4kc processor. These will actually run in a
42
        5kc, but will treat it as a 32bit CPU, and will not provide 64bit
43
        state to GDB.
44
 
45
2001-12-04  Nick Garnett  
46
 
47
        * misc/redboot_ROM.ecm: Commented out CYGSEM_REDBOOT_DISK_ISO9660
48
        since its presence causes CDL and compilation errors.
49
 
50
2001-11-06  Mark Salter  
51
 
52
        * misc/redboot_ROM.ecm: Cleanup to support both mips32 and mips64.
53
        * misc/redboot_RAM.ecm: Ditto.
54
 
55
2001-10-31  Jonathan Larmour  
56
 
57
        * cdl/hal_mips_malta.cdl: Indicate support of variable baud rates.
58
 
59
2001-07-24  Mark Salter  
60
 
61
        * src/plf_misc.c (cyg_hal_plf_ide_init): New function to enable IDE
62
        controllers.
63
        (cyg_hal_plf_pci_init): Move ISA bridge setup from cyg_hal_plf_pci_init
64
        * include/plf_io.h: Add IDE i/f macros.
65
        * cdl/hal_mips_malta.cdl: Now implements CYGINT_HAL_PLF_IF_IDE.
66
 
67
2001-07-17  David Woodhouse 
68
 
69
        * src/redboot_cmds.c: Remove. Superseded by generic MIPS exec.
70
        * cdl/hal_mips_malta.cdl: Remove reference to $1
71
 
72
2001-07-13  Jesper Skov  
73
 
74
        * include/plf_io.h (HAL_PCI_ALLOC_BASE_IO): Reserve 64kB for
75
        southbridge instead of 8kB.
76
 
77
2001-07-12  Jesper Skov  
78
 
79
        * include/plf_io.h: Fix errors.
80
 
81
2001-07-05  Jesper Skov  
82
 
83
        * include/plf_io.h: Added PCI/CPU address translation macros.
84
 
85
2001-06-27  Mark Salter  
86
 
87
        * misc/redboot_RAM.ecm (CYGSEM_REDBOOT_BSP_SYSCALLS): Enable GNUPro
88
        syscalls.
89
        * misc/redboot_ROM.ecm (CYGSEM_REDBOOT_BSP_SYSCALLS): Ditto.
90
 
91
2001-06-06  Jesper Skov  
92
 
93
        * include/plf_io.h (HAL_PCI_TRANSLATE_INTERRUPT): Defined.
94
 
95
        * include/plf_intr.h: Made safe to include from assembly files.
96
        * src/plf_mk_defs.c (main): Deleted interrupt vector definitions.
97
 
98
        * src/ser16c550c.c: Fix warning.
99
 
100
        * src/platform.S: Add .noreorder statements.
101
 
102
2001-06-05  Jesper Skov  
103
 
104
        * src/platform.S (hal_isr_springboard_southbridge): Use delay
105
        slots, return 0 for spurious interrupts.
106
 
107
2001-06-01  Jesper Skov  
108
 
109
        * src/plf_mk_defs.c: Added CYGNUM_HAL_INTERRUPT_CASCADE.
110
 
111
        * src/plf_misc.c (hal_init_irq): Fix enabling of cascading
112
        interrupts from secondary controller.
113
 
114
        * src/platform.S (hal_isr_springboard_southbridge): Fixed decoding
115
        of secondary sources. Bail out on spurious interrups.
116
 
117
2001-04-26  Mark Salter  
118
 
119
        * include/plf_io.h (HAL_PCI_ALLOC_BASE_MEMORY): Fix typo.
120
 
121
        * cdl/hal_mips_malta.cdl (CYGNUM_HAL_RTC_PERIOD): Fix calculation to
122
        be based on one half of the CPU clock frequency.
123
 
124
2001-04-23  Mark Salter  
125
 
126
        * include/plf_io.h: Adjust PCI memory and io base constants so that
127
        CPU/PCI addresses match the GT64120 setup. Change PCI memory alloc
128
        base to allow for memory used by south bridge.
129
 
130
2001-04-11  Jesper Skov  
131
 
132
        * src/plf_mk_defs.c: Added a few more defs.
133
 
134
        * src/platform.S: Added southbridge springboard for interrupt
135
        decoding.
136
 
137
        * include/plf_io.h: Carve out a bit of memory at 0 in the PCI IO
138
        space. Otherwise PCI devices get assigned space which the lana
139
        southbridge is hardwired to.  Also moved PCI register defs to this
140
        file.
141
 
142
        * src/plf_misc.c: Added PCI interrupt routing setup.
143
 
144
2001-04-10  Jesper Skov  
145
 
146
        * src/ser16c550c.c (cyg_hal_plf_serial_init_channel): Allow
147
        interrupts.
148
 
149
        * include/plf_io.h (HAL_PIIX4_ELCR2): Fix typo.
150
 
151
        * src/plf_misc.c (hal_init_irq): Added.
152
        (hal_init_irq): Use byte access to SERIRQ.
153
 
154
        * include/plf_io.h: Replaced interrupt definitions.
155
 
156
        * include/plf_intr.h: Proper interrupt handling.
157
 
158
        * include/platform.inc: Removed hal_intc_decode.
159
 
160
        * misc/redboot_RAM.ecm: Added decompression support.
161
        * misc/redboot_ROM.ecm: Same.
162
 
163
        * include/pkgconf/mlt_mips_malta_ram.mlt: Give RedBoot even more
164
        space.
165
        * include/pkgconf/mlt_mips_malta_ram.ldi: Same.
166
        * include/pkgconf/mlt_mips_malta_ram.h:   Same.
167
 
168
2001-04-09  Jesper Skov  
169
 
170
        * include/pkgconf/mlt_mips_malta_ram.h: Changed base address.
171
        * include/pkgconf/mlt_mips_malta_ram.mlt: Same.
172
        * include/pkgconf/mlt_mips_malta_ram.ldi: Same.
173
 
174
        * misc/redboot_ROM.ecm: Updated.
175
 
176
        * include/pkgconf/mlt_mips_malta_rom.h: Updated.
177
        * include/pkgconf/mlt_mips_malta_rom.ldi: Same.
178
        * include/pkgconf/mlt_mips_malta_rom.mlt: Same.
179
        * include/pkgconf/mlt_mips_malta_ram.h: Updated.
180
        * include/pkgconf/mlt_mips_malta_ram.ldi: Same.
181
        * include/pkgconf/mlt_mips_malta_ram.mlt: Same.
182
 
183
        * src/plf_mk_defs.c: Added.
184
        * cdl/hal_mips_malta.cdl: Build mk_defs file.
185
        * src/platform.S: Get table size def from header.
186
 
187
2001-04-03  Jesper Skov  
188
 
189
        * misc/redboot_RAM.ecm: Added net packages.
190
 
191
        * include/pkgconf/mlt_mips_malta_ram.h: Hacked in some PCI memory.
192
        * include/pkgconf/mlt_mips_malta_ram.ldi: Same.
193
 
194
2001-04-02  Jesper Skov  
195
 
196
        * src/ser16c550c.c: Removed debug channel definitions, added
197
        second port.
198
 
199
        * include/plf_intr.h: Removed UART vector.
200
 
201
        * src/plf_misc.c: Moved SMSC superIO init code...
202
        * src/smsc37m81x.c (cyg_hal_init_superIO): to here.
203
        * cdl/hal_mips_malta.cdl: Compile new file.
204
 
205
2001-03-23  Jesper Skov  
206
 
207
        * src/plf_misc.c (hal_platform_init): Initialize PIIX4 and set up
208
        COM1 for the SMSC SuperIO part. Now we have serial output. Wohoo!
209
 
210
        * include/plf_io.h: Added a few new definitions.
211
 
212
        * src/platform.S: Enable Galileo as PCI master. Make all PCI IO be
213
        offset from zero to make PIIX4 happy.
214
 
215
        * include/plf_intr.h (CYGNUM_HAL_INTERRUPT_EXTERNAL_BASE): Added.
216
 
217
        * misc/redboot_ROM.ecm: Updated.
218
 
219
        * src/platform.S: Use correct ISR count (hack).
220
 
221
        * include/platform.inc: Remove RAM SDRAM init hack.
222
 
223
        * src/platform.S: SDP: Fix sizing logic.
224
 
225
        * include/plf_io.h (HAL_SPD_GET_SDRAM_WIDTH): Changed to width of
226
        DIMM instead of width of individual SDRAM devices.
227
 
228
2001-03-22  Jesper Skov  
229
 
230
        * src/platform.S: Remove some of the hacks.
231
 
232
        * include/plf_io.h (HAL_I2C_READ, HAL_I2C_WRITE): Get these right,
233
        and the code works. Sheesh!
234
 
235
        * src/platform.S: Minor tweaks to make I2C code match that in
236
        YAMON. Still doesn't work though.
237
 
238
        * include/platform.inc: Hacked to enable SDRAM init.
239
 
240
        * src/platform.S: Rewrote to use simpler macros.
241
 
242
        * src/plf_misc.c: Removed some CYGMON stuff.
243
 
244
        * include/plf_io.h: Added simpler definitions for I2C access.
245
 
246
        * src/plf_misc.c (hal_platform_init): Fix warning.
247
 
248
        * src/platform.S: Rewrote I2C code for FPGA controller.
249
 
250
        * include/pkgconf/mlt_mips_malta_rom.h: Updated.
251
        * include/pkgconf/mlt_mips_malta_rom.mlt: Same.
252
        * include/pkgconf/mlt_mips_malta_rom.ldi: Same.
253
 
254
        * include/plf_io.h: Added I2C definitions for FPGA I2C
255
        controller.
256
 
257
        * cdl/hal_mips_malta.cdl: Added clock option.
258
 
259
2001-03-21  Jesper Skov  
260
 
261
        * misc/redboot_RAM.ecm: Updated.
262
 
263
        * src/plf_misc.c: Always init PCI. Wait for reset.
264
 
265
2001-03-20  Jesper Skov  
266
 
267
        * src/ser16c550c.c: Work with either the debug UART (untested) or
268
        the SuperIO controllers. Clean up baud rate stuff.
269
 
270
        * src/plf_misc.c (cyg_hal_plf_pci_init): Disable init code for
271
        now.
272
 
273
        * include/platform.inc: Removed ROMRAM startup stuff.
274
 
275
        * cdl/hal_mips_malta.cdl: Changed some default settings.
276
 
277
        * src/plf_misc.c: Removed test code and CYGMON init code.
278
 
279
        * misc/redboot_RAM.ecm: Updated with new options.
280
 
281
        * src/ser16c550c.c: Changes to use SuperIO in PCI space.
282
 
283
        * cdl/hal_mips_malta.cdl: Replace old baud rate options with
284
        CYGNUM_HAL_VIRTUAL_VECTOR_CHANNELS_DEFAULT_BAUD.
285
        * src/redboot_cmds.c (do_exec): Use
286
        CYGNUM_HAL_VIRTUAL_VECTOR_CHANNELS_DEFAULT_BAUD.
287
 
288
        * Package cloned from Atlas package.
289
 
290
//===========================================================================
291
//####ECOSGPLCOPYRIGHTBEGIN####
292
// -------------------------------------------
293
// This file is part of eCos, the Embedded Configurable Operating System.
294
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
295
//
296
// eCos is free software; you can redistribute it and/or modify it under
297
// the terms of the GNU General Public License as published by the Free
298
// Software Foundation; either version 2 or (at your option) any later version.
299
//
300
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
301
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
302
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
303
// for more details.
304
//
305
// You should have received a copy of the GNU General Public License along
306
// with eCos; if not, write to the Free Software Foundation, Inc.,
307
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
308
//
309
// As a special exception, if other files instantiate templates or use macros
310
// or inline functions from this file, or you compile this file and link it
311
// with other works to produce a work based on this file, this file does not
312
// by itself cause the resulting work to be covered by the GNU General Public
313
// License. However the source code for this file must still be made available
314
// in accordance with section (3) of the GNU General Public License.
315
//
316
// This exception does not invalidate any other reasons why a work based on
317
// this file might be covered by the GNU General Public License.
318
//
319
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
320
// at http://sources.redhat.com/ecos/ecos-license/
321
// -------------------------------------------
322
//####ECOSGPLCOPYRIGHTEND####
323
//===========================================================================

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.