OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [mips/] [malta/] [v2_0/] [include/] [pkgconf/] [mlt_mips_malta_ram.mlt] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
version 0
2
region ram 80020000 1fe0000 0 !
3
section rom_vectors 0 1 0 1 1 1 1 1 80020000 80020000 ROMISC ROMISC !
4
section ROMISC 0 4 0 1 0 1 0 1 RELOCS RELOCS !
5
section RELOCS 0 4 0 1 0 1 0 1 init init !
6
section init 0 4 0 1 0 1 0 1 text text !
7
section text 0 4 0 1 0 1 0 1 fini fini !
8
section fini 0 4 0 1 0 1 0 1 rodata rodata !
9
section rodata 0 8 0 1 0 1 0 1 rodata1 rodata1 !
10
section rodata1 0 8 0 1 0 1 0 1 data data !
11
section data 0 8 0 1 0 1 0 1 data1 data1 !
12
section data1 0 8 0 1 0 1 0 1 eh_frame eh_frame !
13
section eh_frame 0 4 0 1 0 1 0 1 gcc_except_table gcc_except_table !
14
section gcc_except_table 0 4 0 1 0 1 0 1 ctors ctors !
15
section ctors 0 4 0 1 0 1 0 1 dtors dtors !
16
section dtors 0 4 0 1 0 1 0 1 devtab devtab !
17
section devtab 0 4 0 1 0 1 0 1 got got !
18
section got 0 4 0 1 0 1 0 1 dynamic dynamic !
19
section dynamic 0 4 0 1 0 1 0 1 sdata sdata !
20
section sdata 0 4 0 1 0 1 0 1 lit8 lit8 !
21
section lit8 0 8 0 1 0 1 0 1 lit4 lit4 !
22
section lit4 0 8 0 1 0 1 0 1 sbss sbss !
23
section sbss 0 8 0 1 0 1 0 1 bss bss !
24
section bss 0 8 0 1 0 1 0 1 heap1 heap1 !
25
section heap1 0 8 0 0 0 0 0 0 !
26
section pci_window 100000 1 0 0 1 0 1 0 81f00000 81f00000 !

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.