OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [mips/] [malta/] [v2_0/] [include/] [pkgconf/] [mlt_mips_malta_rom.mlt] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
version 0
2
region ram 80000400 1fffc00 0 !
3
region rom 9fc00000 400000 1 !
4
section data 0 40 1 1 1 1 0 1 80000400 data1 data1 !
5
section data1 0 40 1 1 0 1 0 1 eh_frame eh_frame !
6
section eh_frame 0 40 1 1 0 1 0 1 gcc_except_table gcc_except_table !
7
section gcc_except_table 0 40 1 1 0 1 0 1 ctors ctors !
8
section ctors 0 40 1 1 0 1 0 1 dtors dtors !
9
section dtors 0 40 1 1 0 1 0 1 devtab devtab !
10
section devtab 0 40 1 1 0 1 0 1 got got !
11
section got 0 40 1 1 0 1 0 1 dynamic dynamic !
12
section dynamic 0 40 1 1 0 1 0 1 sdata sdata !
13
section sdata 0 40 1 1 0 1 0 1 lit8 lit8 !
14
section lit8 0 40 1 1 0 1 0 1 lit4 lit4 !
15
section lit4 0 40 1 1 0 1 0 0 sbss !
16
section sbss 0 40 0 1 0 1 0 1 bss bss !
17
section bss 0 40 0 1 0 1 0 1 heap1 heap1 !
18
section heap1 0 8 0 0 0 0 0 0 !
19
section pci_window 100000 1 0 0 1 0 1 0 81f00000 81f00000 !
20
section rom_vectors 0 1 0 1 1 1 1 1 9fc00000 9fc00000 ROMISC ROMISC !
21
section ROMISC 0 40 0 1 0 1 0 1 RELOCS RELOCS !
22
section RELOCS 0 40 0 1 0 1 0 1 init init !
23
section init 0 40 0 1 0 1 0 1 text text !
24
section text 0 40 0 1 0 1 0 1 fini fini !
25
section fini 0 40 0 1 0 1 0 1 rodata rodata !
26
section rodata 0 40 0 1 0 1 0 1 rodata1 rodata1 !
27
section rodata1 0 40 0 1 0 0 0 1 data !

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.