OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [mips/] [ref4955/] [v2_0/] [include/] [pkgconf/] [mlt_mips_tx49_ref4955_ram.mlt] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
version 0
2
region ram 80000000 4000000 0 !
3
section reserved_vectors 200 1 0 0 1 1 1 1 80000000 80000000 reserved_vsr_table reserved_vsr_table !
4
section reserved_vsr_table 100 10 0 0 0 1 0 1 reserved_virtual_table reserved_virtual_table !
5
section reserved_virtual_table 100 10 0 0 0 1 0 1 reserved_for_rom reserved_for_rom !
6
section reserved_for_rom 7c00 10 0 0 0 1 0 1 rom_vectors rom_vectors !
7
section rom_vectors 0 10 0 1 0 1 0 1 ROMISC ROMISC !
8
section ROMISC 0 4 0 1 0 1 0 1 RELOCS RELOCS !
9
section RELOCS 0 4 0 1 0 1 0 1 init init !
10
section init 0 4 0 1 0 1 0 1 text text !
11
section text 0 4 0 1 0 1 0 1 fini fini !
12
section fini 0 4 0 1 0 1 0 1 rodata rodata !
13
section rodata 0 8 0 1 0 1 0 1 rodata1 rodata1 !
14
section rodata1 0 8 0 1 0 1 0 1 data data !
15
section data 0 8 0 1 0 1 0 1 data1 data1 !
16
section data1 0 8 0 1 0 1 0 1 eh_frame eh_frame !
17
section eh_frame 0 4 0 1 0 1 0 1 gcc_except_table gcc_except_table !
18
section gcc_except_table 0 4 0 1 0 1 0 1 ctors ctors !
19
section ctors 0 4 0 1 0 1 0 1 dtors dtors !
20
section dtors 0 4 0 1 0 1 0 1 devtab devtab !
21
section devtab 0 4 0 1 0 1 0 1 got got !
22
section got 0 4 0 1 0 1 0 1 dynamic dynamic !
23
section dynamic 0 4 0 1 0 1 0 1 sdata sdata !
24
section sdata 0 4 0 1 0 1 0 1 lit8 lit8 !
25
section lit8 0 8 0 1 0 1 0 1 lit4 lit4 !
26
section lit4 0 8 0 1 0 1 0 1 sbss sbss !
27
section sbss 0 8 0 1 0 1 0 1 bss bss !
28
section bss 0 8 0 1 0 1 0 1 heap1 heap1 !
29
section heap1 0 8 0 0 0 0 0 0 !

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.