1 |
27 |
unneback |
#ifndef CYGONCE_PLF_IO_H
|
2 |
|
|
#define CYGONCE_PLF_IO_H
|
3 |
|
|
|
4 |
|
|
//=============================================================================
|
5 |
|
|
//
|
6 |
|
|
// plf_io.h
|
7 |
|
|
//
|
8 |
|
|
// HAL platform device IO register support.
|
9 |
|
|
//
|
10 |
|
|
//=============================================================================
|
11 |
|
|
//####ECOSGPLCOPYRIGHTBEGIN####
|
12 |
|
|
// -------------------------------------------
|
13 |
|
|
// This file is part of eCos, the Embedded Configurable Operating System.
|
14 |
|
|
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
|
15 |
|
|
//
|
16 |
|
|
// eCos is free software; you can redistribute it and/or modify it under
|
17 |
|
|
// the terms of the GNU General Public License as published by the Free
|
18 |
|
|
// Software Foundation; either version 2 or (at your option) any later version.
|
19 |
|
|
//
|
20 |
|
|
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
|
21 |
|
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
22 |
|
|
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
23 |
|
|
// for more details.
|
24 |
|
|
//
|
25 |
|
|
// You should have received a copy of the GNU General Public License along
|
26 |
|
|
// with eCos; if not, write to the Free Software Foundation, Inc.,
|
27 |
|
|
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
|
28 |
|
|
//
|
29 |
|
|
// As a special exception, if other files instantiate templates or use macros
|
30 |
|
|
// or inline functions from this file, or you compile this file and link it
|
31 |
|
|
// with other works to produce a work based on this file, this file does not
|
32 |
|
|
// by itself cause the resulting work to be covered by the GNU General Public
|
33 |
|
|
// License. However the source code for this file must still be made available
|
34 |
|
|
// in accordance with section (3) of the GNU General Public License.
|
35 |
|
|
//
|
36 |
|
|
// This exception does not invalidate any other reasons why a work based on
|
37 |
|
|
// this file might be covered by the GNU General Public License.
|
38 |
|
|
//
|
39 |
|
|
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
|
40 |
|
|
// at http://sources.redhat.com/ecos/ecos-license/
|
41 |
|
|
// -------------------------------------------
|
42 |
|
|
//####ECOSGPLCOPYRIGHTEND####
|
43 |
|
|
//=============================================================================
|
44 |
|
|
//#####DESCRIPTIONBEGIN####
|
45 |
|
|
//
|
46 |
|
|
// Author(s): nickg
|
47 |
|
|
// Contributors:nickg, jskov
|
48 |
|
|
// Date: 2000-05-18
|
49 |
|
|
// Purpose: Define IO register support
|
50 |
|
|
// Description: The macros defined here provide the HAL APIs for handling
|
51 |
|
|
// device IO control registers.
|
52 |
|
|
//
|
53 |
|
|
// Usage:
|
54 |
|
|
// #include <cyg/hal/plf_io.h>
|
55 |
|
|
// ...
|
56 |
|
|
//
|
57 |
|
|
//
|
58 |
|
|
//####DESCRIPTIONEND####
|
59 |
|
|
//
|
60 |
|
|
//=============================================================================
|
61 |
|
|
|
62 |
|
|
#include <pkgconf/hal.h>
|
63 |
|
|
|
64 |
|
|
//-----------------------------------------------------------------------------
|
65 |
|
|
// BYTE Register access.
|
66 |
|
|
// Individual and vectorized access to 8 bit registers.
|
67 |
|
|
|
68 |
|
|
// Little-endian version
|
69 |
|
|
#if (CYG_BYTEORDER == CYG_LSBFIRST)
|
70 |
|
|
|
71 |
|
|
#define HAL_READ_UINT8( _register_, _value_ ) \
|
72 |
|
|
((_value_) = *((volatile CYG_BYTE *)(_register_)))
|
73 |
|
|
|
74 |
|
|
#define HAL_WRITE_UINT8( _register_, _value_ ) \
|
75 |
|
|
(*((volatile CYG_BYTE *)(_register_)) = (_value_))
|
76 |
|
|
|
77 |
|
|
#define HAL_READ_UINT8_VECTOR( _register_, _buf_, _count_, _step_ ) \
|
78 |
|
|
CYG_MACRO_START \
|
79 |
|
|
cyg_count32 _i_,_j_; \
|
80 |
|
|
for( _i_ = 0, _j_ = 0; _i_ < (_count_); _i_++, _j_ += (_step_)) \
|
81 |
|
|
(_buf_)[_i_] = ((volatile CYG_BYTE *)(_register_))[_j_]; \
|
82 |
|
|
CYG_MACRO_END
|
83 |
|
|
|
84 |
|
|
#define HAL_WRITE_UINT8_VECTOR( _register_, _buf_, _count_, _step_ ) \
|
85 |
|
|
CYG_MACRO_START \
|
86 |
|
|
cyg_count32 _i_,_j_; \
|
87 |
|
|
for( _i_ = 0, _j_ = 0; _i_ < (_count_); _i_++, _j_ += (_step_)) \
|
88 |
|
|
((volatile CYG_BYTE *)(_register_))[_j_] = (_buf_)[_i_]; \
|
89 |
|
|
CYG_MACRO_END
|
90 |
|
|
|
91 |
|
|
#else // Big-endian version
|
92 |
|
|
|
93 |
|
|
#define HAL_READ_UINT8( _register_, _value_ ) \
|
94 |
|
|
((_value_) = *((volatile CYG_BYTE *)((CYG_ADDRWORD)(_register_)^3)))
|
95 |
|
|
|
96 |
|
|
#define HAL_WRITE_UINT8( _register_, _value_ ) \
|
97 |
|
|
(*((volatile CYG_BYTE *)((CYG_ADDRWORD)(_register_)^3)) = (_value_))
|
98 |
|
|
|
99 |
|
|
#define HAL_READ_UINT8_VECTOR( _register_, _buf_, _count_, _step_ ) \
|
100 |
|
|
CYG_MACRO_START \
|
101 |
|
|
cyg_count32 _i_,_j_; \
|
102 |
|
|
volatile CYG_BYTE* _r_ = ((CYG_ADDRWORD)(_register_)^3); \
|
103 |
|
|
for( _i_ = 0, _j_ = 0; _i_ < (_count_); _i_++, _j_ += (_step_)) \
|
104 |
|
|
(_buf_)[_i_] = _r_[_j_]; \
|
105 |
|
|
CYG_MACRO_END
|
106 |
|
|
|
107 |
|
|
#define HAL_WRITE_UINT8_VECTOR( _register_, _buf_, _count_, _step_ ) \
|
108 |
|
|
CYG_MACRO_START \
|
109 |
|
|
cyg_count32 _i_,_j_; \
|
110 |
|
|
volatile CYG_BYTE* _r_ = ((CYG_ADDRWORD)(_register_)^3); \
|
111 |
|
|
for( _i_ = 0, _j_ = 0; _i_ < (_count_); _i_++, _j_ += (_step_)) \
|
112 |
|
|
_r_[_j_] = (_buf_)[_i_]; \
|
113 |
|
|
CYG_MACRO_END
|
114 |
|
|
|
115 |
|
|
#endif // Big-endian
|
116 |
|
|
|
117 |
|
|
//-----------------------------------------------------------------------------
|
118 |
|
|
// 16 bit access.
|
119 |
|
|
// Individual and vectorized access to 16 bit registers.
|
120 |
|
|
|
121 |
|
|
// Little-endian version
|
122 |
|
|
#if (CYG_BYTEORDER == CYG_LSBFIRST)
|
123 |
|
|
|
124 |
|
|
#define HAL_READ_UINT16( _register_, _value_ ) \
|
125 |
|
|
((_value_) = *((volatile CYG_WORD16 *)(_register_)))
|
126 |
|
|
|
127 |
|
|
#define HAL_WRITE_UINT16( _register_, _value_ ) \
|
128 |
|
|
(*((volatile CYG_WORD16 *)(_register_)) = (_value_))
|
129 |
|
|
|
130 |
|
|
#define HAL_READ_UINT16_VECTOR( _register_, _buf_, _count_, _step_ ) \
|
131 |
|
|
CYG_MACRO_START \
|
132 |
|
|
cyg_count32 _i_,_j_; \
|
133 |
|
|
for( _i_ = 0, _j_ = 0; _i_ < (_count_); _i_++, _j_ += (_step_)) \
|
134 |
|
|
(_buf_)[_i_] = ((volatile CYG_WORD16 *)(_register_))[_j_]; \
|
135 |
|
|
CYG_MACRO_END
|
136 |
|
|
|
137 |
|
|
#define HAL_WRITE_UINT16_VECTOR( _register_, _buf_, _count_, _step_ ) \
|
138 |
|
|
CYG_MACRO_START \
|
139 |
|
|
cyg_count32 _i_,_j_; \
|
140 |
|
|
for( _i_ = 0, _j_ = 0; _i_ < (_count_); _i_++, _j_ += (_step_)) \
|
141 |
|
|
((volatile CYG_WORD16 *)(_register_))[_j_] = (_buf_)[_i_]; \
|
142 |
|
|
CYG_MACRO_END
|
143 |
|
|
|
144 |
|
|
#else // Big-endian version
|
145 |
|
|
|
146 |
|
|
#define HAL_READ_UINT16( _register_, _value_ ) \
|
147 |
|
|
((_value_) = *((volatile CYG_WORD16 *)((CYG_ADDRWORD)(_register_)^3)))
|
148 |
|
|
|
149 |
|
|
#define HAL_WRITE_UINT16( _register_, _value_ ) \
|
150 |
|
|
(*((volatile CYG_WORD16 *)((CYG_ADDRWORD)(_register_)^3)) = (_value_))
|
151 |
|
|
|
152 |
|
|
#define HAL_READ_UINT16_VECTOR( _register_, _buf_, _count_, _step_ ) \
|
153 |
|
|
CYG_MACRO_START \
|
154 |
|
|
cyg_count32 _i_,_j_; \
|
155 |
|
|
volatile CYG_WORD16* _r_ = ((CYG_ADDRWORD)(_register_)^3); \
|
156 |
|
|
for( _i_ = 0, _j_ = 0; _i_ < (_count_); _i_++, _j_ += (_step_)) \
|
157 |
|
|
(_buf_)[_i_] = _r_[_j_]; \
|
158 |
|
|
CYG_MACRO_END
|
159 |
|
|
|
160 |
|
|
#define HAL_WRITE_UINT16_VECTOR( _register_, _buf_, _count_, _step_ ) \
|
161 |
|
|
CYG_MACRO_START \
|
162 |
|
|
cyg_count32 _i_,_j_; \
|
163 |
|
|
volatile CYG_WORD16* _r_ = ((CYG_ADDRWORD)(_register_)^3); \
|
164 |
|
|
for( _i_ = 0, _j_ = 0; _i_ < (_count_); _i_++, _j_ += (_step_)) \
|
165 |
|
|
_r_[_j_] = (_buf_)[_i_]; \
|
166 |
|
|
CYG_MACRO_END
|
167 |
|
|
|
168 |
|
|
#endif // Big-endian
|
169 |
|
|
|
170 |
|
|
//-----------------------------------------------------------------------------
|
171 |
|
|
// 32 bit access.
|
172 |
|
|
// Individual and vectorized access to 32 bit registers.
|
173 |
|
|
|
174 |
|
|
// Note: same macros for little- and big-endian systems.
|
175 |
|
|
|
176 |
|
|
#define HAL_READ_UINT32( _register_, _value_ ) \
|
177 |
|
|
((_value_) = *((volatile CYG_WORD32 *)(_register_)))
|
178 |
|
|
|
179 |
|
|
#define HAL_WRITE_UINT32( _register_, _value_ ) \
|
180 |
|
|
(*((volatile CYG_WORD32 *)(_register_)) = (_value_))
|
181 |
|
|
|
182 |
|
|
#define HAL_READ_UINT32_VECTOR( _register_, _buf_, _count_, _step_ ) \
|
183 |
|
|
{ \
|
184 |
|
|
cyg_count32 _i_,_j_; \
|
185 |
|
|
for( _i_ = 0, _j_ = 0; _i_ < (_count_); _i_++, _j_ += (_step_)) \
|
186 |
|
|
(_buf_)[_i_] = ((volatile CYG_WORD32 *)(_register_))[_j_]; \
|
187 |
|
|
}
|
188 |
|
|
|
189 |
|
|
#define HAL_WRITE_UINT32_VECTOR( _register_, _buf_, _count_, _step_ ) \
|
190 |
|
|
{ \
|
191 |
|
|
cyg_count32 _i_,_j_; \
|
192 |
|
|
for( _i_ = 0, _j_ = 0; _i_ < (_count_); _i_++, _j_ += (_step_)) \
|
193 |
|
|
((volatile CYG_WORD32 *)(_register_))[_j_] = (_buf_)[_i_]; \
|
194 |
|
|
}
|
195 |
|
|
|
196 |
|
|
#define HAL_IO_MACROS_DEFINED
|
197 |
|
|
|
198 |
|
|
//-----------------------------------------------------------------------------
|
199 |
|
|
#endif // ifndef CYGONCE_HAL_PLF_IO_H
|
200 |
|
|
// End of plf_io.h
|