OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [rtos/] [ecos-2.0/] [packages/] [hal/] [mips/] [ref4955/] [v2_0/] [src/] [plf_misc.c] - Blame information for rev 174

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 27 unneback
//==========================================================================
2
//
3
//      plf_misc.c
4
//
5
//      HAL platform miscellaneous functions
6
//
7
//==========================================================================
8
//####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later version.
16
//
17
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
// for more details.
21
//
22
// You should have received a copy of the GNU General Public License along
23
// with eCos; if not, write to the Free Software Foundation, Inc.,
24
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
//
26
// As a special exception, if other files instantiate templates or use macros
27
// or inline functions from this file, or you compile this file and link it
28
// with other works to produce a work based on this file, this file does not
29
// by itself cause the resulting work to be covered by the GNU General Public
30
// License. However the source code for this file must still be made available
31
// in accordance with section (3) of the GNU General Public License.
32
//
33
// This exception does not invalidate any other reasons why a work based on
34
// this file might be covered by the GNU General Public License.
35
//
36
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
// at http://sources.redhat.com/ecos/ecos-license/
38
// -------------------------------------------
39
//####ECOSGPLCOPYRIGHTEND####
40
//==========================================================================
41
//#####DESCRIPTIONBEGIN####
42
//
43
// Author(s):    nickg
44
// Contributors: nickg, jlarmour, jskov
45
// Date:         2000-05-15
46
// Purpose:      HAL miscellaneous functions
47
// Description:  This file contains miscellaneous functions provided by the
48
//               HAL.
49
//
50
//####DESCRIPTIONEND####
51
//
52
//==========================================================================
53
 
54
#include <pkgconf/hal.h>
55
 
56
#include <cyg/infra/cyg_type.h>         // Base types
57
#include <cyg/infra/cyg_trac.h>         // tracing macros
58
#include <cyg/infra/cyg_ass.h>          // assertion macros
59
 
60
#include <cyg/hal/hal_arch.h>           // architectural definitions
61
 
62
#include <cyg/hal/hal_intr.h>           // Interrupt handling
63
 
64
#include <cyg/hal/hal_cache.h>          // Cache handling
65
#include <cyg/hal/drv_api.h>            // CYG_ISR_HANDLED
66
 
67
#include <cyg/hal/hal_if.h>             // Calling interface definitions
68
#include <cyg/hal/hal_misc.h>           // Helper functions
69
 
70
//--------------------------------------------------------------------------
71
 
72
#define CYGARC_REG_SUPERIO_IREG     0xb4000398
73
#define CYGARC_REG_SUPERIO_DREG     0xb4000399
74
 
75
#define CYGARC_REG_SUPERIO_FER      0x00 // function enable
76
#define CYGARC_REG_SUPERIO_FAR      0x01 // function address
77
#define CYGARC_REG_SUPERIO_PTR      0x02 // power and test
78
#define CYGARC_REG_SUPERIO_CLK      0x51 // clock controller
79
 
80
 
81
#define CYGARC_REG_SUPERIO_FER_PAR  0x01
82
#define CYGARC_REG_SUPERIO_FER_SCC1 0x02
83
#define CYGARC_REG_SUPERIO_FER_SCC2 0x04
84
 
85
#define CYGARC_REG_SUPERIO_CLK_14M  0x00 // 14MHz source
86
#define CYGARC_REG_SUPERIO_CLK_CME  0x04 // clock multiplier enabled
87
 
88
#define CYGARC_REG_SUPERIO_PTR_PPEXT 0x80 // extended
89
 
90
 
91
 
92
 
93
static void write_super_io(cyg_uint8 offset, cyg_uint8 data)
94
{
95
    HAL_WRITE_UINT8(CYGARC_REG_SUPERIO_IREG, offset);
96
    HAL_WRITE_UINT8(CYGARC_REG_SUPERIO_DREG, data);
97
    HAL_WRITE_UINT8(CYGARC_REG_SUPERIO_DREG, data);
98
}
99
 
100
void hal_platform_init(void)
101
{
102
    hal_if_init();
103
 
104
    // Configure the SuperIO chip
105
    write_super_io(CYGARC_REG_SUPERIO_FER,
106
                   CYGARC_REG_SUPERIO_FER_SCC1|CYGARC_REG_SUPERIO_FER_SCC2);
107
    write_super_io(CYGARC_REG_SUPERIO_FAR, 0x10);
108
    write_super_io(CYGARC_REG_SUPERIO_CLK,
109
                   CYGARC_REG_SUPERIO_CLK_14M|CYGARC_REG_SUPERIO_CLK_CME);
110
 
111
    // Set up VSC320 interrupt controller. INT1 must merge INT2 and
112
    // INT3 according to the platform specification.
113
    HAL_WRITE_UINT32(CYGARC_REG_INT_CFG1,
114
                     CYGARC_REG_INT_CFG_INT2|CYGARC_REG_INT_CFG_INT3);
115
 
116
    // Unmask vectors which are entry points for interrupt controllers
117
    HAL_INTERRUPT_UNMASK(CYGNUM_HAL_INTERRUPT_V320USC_INT0);
118
    HAL_INTERRUPT_UNMASK(CYGNUM_HAL_INTERRUPT_V320USC_INT1);
119
    HAL_INTERRUPT_UNMASK(CYGNUM_HAL_INTERRUPT_IO);
120
}
121
 
122
//--------------------------------------------------------------------------
123
// End of plf_misc.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.